A driver circuit for driving actuating elements for printing, has a switch for coupling a common drive signal to provide element drive pulses to drive each actuating element according to a print signal. A timing control circuit controls the switch during sloped transitions of the common drive signal, to trim an amplitude of the actuating element drive pulses according to a common offset configurable for at least two of the actuating elements in common, and according to an element specific offset, configurable for each of the actuating elements. The offsets can be dynamic or static, and some parts of the timing can be implemented in analog form. This enables more types of errors to be compensated, and can enable the element specific offset to be implemented with simpler circuitry with less heat dissipation or less space or needing less precision and thus less cost.
|
1. A driver circuit for driving actuating elements for printing, the driver circuit comprising: a switch for a respective one of the actuating elements to selectively couple a common drive signal having a rise and a fall to provide element drive pulses to drive the respective actuating element according to a print signal, and a timing control circuit having:
a common offset circuit to provide a common timing offset relative to a timing reference based on the rise or the fall of the common drive signal for at least two of the actuating elements in common, and
an element specific offset circuit to provide an element specific timing offset relative to the timing reference based on the rise or the fall of the common drive signal for a respective one of the actuating elements,
wherein the timing control circuit controls the switch during the rise and the fall of the common drive signal such that at least a portion of the rise and the fall of the common drive signal is coupled to the actuating element to create a trimmed signal having a peak amplitude that is less than a peak amplitude of the element drive pulses, the element drive pulses being untrimmed relative to the trimmed signal, and wherein operation of the switch is controlled according to the common timing offset and according to the respective element specific timing offset.
2. The driver circuit of
3. The driver circuit of
4. The driver circuit of
5. The driver circuit of
6. The driver circuit of
7. The driver circuit of
8. The driver circuit of
9. The driver circuit of
10. The driver circuit of
11. The driver circuit of
12. The driver circuit of
13. The driver circuit of
|
The present application claims priority to GB Application No. 1415986.7 filed Sep. 10, 2014, which is hereby incorporated herein in its entirety by reference.
The present invention relates to driver circuitry, for driving actuating elements for printheads, and to printers having such driver circuitry.
It is known to provide printhead circuits for printers such as inkjet printers. For example, the inkjet industry has been working on how to drive piezoelectric printhead actuating elements for more than twenty years. Multiple drive methods have been produced and there are multiple different types in use today Some are briefly discussed now.
Hot Switch: This is the class of driving methods that keep the demux function and the power dissipation (CV^2) in the same driver IC. This was the original drive method, before cold switch became popular.
Rectangular Hot Switch: This describes hot switch systems that have no flexible control over rise and fall time and only two voltages (0V and 30V for example). In some cases waveform delivery is uniform to all the actuating chambers. The waveform has some level of programmability.
DAC (Digital to Analog Converter) Hot Switch describes a class of drive options that has a logic driving an arbitrary digital value stream to a DAC per actuating chamber, outputs a high voltage drive power waveform scaled from this digital stream. In terms of driving flexibility, this option has the most capability. It is limited only by the number of digital gates and the complexity that system designers can use and/or tolerate.
Cold Switch Demux: This describes an arrangement in which all actuating elements are fed the same drive signal through a pass gate type demultiplexer. The drive signal can be gated at sub-pixel speeds.
It is also known to provide some factory calibration of differences between individual actuating chambers and to provide compensation by trimming the drive signal applied to the different actuating elements. Such trimming can be by time division of a common drive circuit or by separate control of individual drive circuits for each of the actuating elements.
US 2005200639 shows a printer with driver circuitry for actuating elements using a common drive waveform applied to one side of the actuating elements and with switches for coupling the other side of the actuating elements to a common return path. The switches are controlled to switch on sloping edges of pulses of the common drive waveform to adjust a height of the pulses, for an array of actuating elements. Adjustments can be made for each printed line so that blocks (a 2×2 array of nozzles) can be varied around an average weighting.
Embodiments of the invention can provide improved apparatus or methods or computer programs. According to a first aspect of the invention, there is provided a driver circuit for driving actuating elements for printing, the driver circuit comprising: a switch for a respective one of the actuating elements, configured to selectively couple a common drive signal to provide element drive pulses to drive the respective actuating element according to a print signal, a timing control circuit having a common offset circuit to provide a common timing offset relative to a timing reference, configurable for at least two of the actuating elements in common. The timing control circuit also has an element specific offset circuit to provide an element specific timing offset relative to the timing reference, configurable for a respective one of the actuating elements, wherein the timing control circuit is configured to control the switch during sloped edges of the common drive signal, to trim an amplitude of the actuating element drive pulses according to the common timing offset and according to its respective element specific timing offset.
Notably, providing both common and element specific types of offset enables more types of errors to be compensated, and can enable the element specific offset to be implemented with less precision for example so as to reduce an amount of element specific circuitry and thus reduce size and cost. This can enable use of simpler and cheaper circuitry with less dissipation, which can be critical in a printhead driver circuit, particularly where there are many elements. Furthermore, the trim being controlled based on such offsets can enable the circuitry to be more self-contained by reducing or avoiding the need for feedback of the drive voltages. This can enable the circuitry to be kept simpler since such feedback could otherwise involve for example circuitry to divide down the high voltage and interface with the timing control circuit. Also the noise immunity to external noise sources could be reduced by such feedback. See
Any additional features can be added to any of the aspects, or disclaimed, and some such additional features are described and some set out in dependent claims. One such additional feature is the element specific offset circuits comprising a static component circuit for providing a static component of the timing offset, and the driver circuit having a dynamic component circuit for providing a dynamic timing offset to the timing control circuit. This means that more different types of errors can be compensated, and that by separating the static and dynamic, the updates for the dynamic part don't need to include any static component and so there is more dynamic range available for the dynamic, or the circuitry can be less precise and thus simpler and cheaper for a given range. See
Another such additional feature is the common offset circuit having candidate timing circuitry arranged to provide a plurality of different candidate timing offsets to each of the element specific offset circuits, and the element specific offset circuits each comprising a selector for selecting which of the candidate timing offsets to use for each respective actuating elements. By generating candidate timing offsets, so that only selection is needed in the element specific offset circuits, the quantity of circuitry which needs to be duplicated for each actuating element can be reduced, though at the cost of needing more interconnect. This can help reduce the overall amount of circuitry, particularly where there are many actuating elements, and thus reduce space, thus keeping costs and heat dissipation low. See
Another such additional feature is the common offset circuit providing a more significant part of the trim and the element specific offset circuit providing less significant part of the trim. This can also help to reduce the amount of circuitry which needs to be duplicated for each of the actuating elements. Again this can help reduce the overall amount of circuitry, particularly where there are many actuating elements, and thus reduce space, thus keeping costs and heat dissipation low.
Another such additional feature is the switch comprising a transistor having a body diode or other additional diode used for the same purpose such as a low voltage drop, power efficient, Schottky diode and being coupled in an open drain configuration such that after the switch has been switched off during a leading edge of the common drive waveform, the body or other diode can conduct during a trailing edge of the common drive waveform to enable the element drive pulse to follow the trailing edge of the common drive waveform. This can enable the element drive pulse to follow the trailing edge without waiting for the switch to be switched on again. This can either avoid the switch being switched on again, or it can avoid the need for precise timing of that switch on. In both cases any circuitry for controlling the timing of the switch on can be made simpler or less precise, and thus reduce space and keep costs and heat dissipation low. See
Another such additional feature is the timing control circuit having a digital counter configured to provide a delay signal with a configurable time delay relative to a reference time signal, and configured to control the timing of the switch control signal according to the delay signal. A significance of separate common and specific timing offsets and digital counter for timing is that fewer counter bits need to be provided for every actuating chamber, so the circuit can be simpler and cheaper. See
Another such additional feature is the timing control circuit having an analog delay circuit configured to provide a delay signal with a configurable time delay relative to a reference time signal, and configured to control the timing of the switch control signal according to the delay signal. Such separate common and specific timing offsets being implemented with an analog delay circuit means that simpler circuitry can be provided for every actuating chamber, so the circuit can be simpler and cheaper, and more precision can be realised without a corresponding increase in circuit size. See
Another such additional feature is the analog delay circuit comprising a ramp circuit configured to provide a ramp signal triggered by the reference time signal and an analog comparator having an input coupled to the ramp signal, and configured to output the delay signal when the ramp signal reaches a reference value. Noteworthy is that this is one way of minimising the amount of circuitry and thus space and thus keeping costs low. See
Another such additional feature is the analog delay circuit being configured such that any of the ramp of the ramp signal and the value of the reference signal are adjustable according to the common timing offset and the element specific timing offset. Of significance is that these are relatively simple ways to make the timing configurable, and thus use small amounts of circuitry and space and thus keep costs low. See
Another such additional feature is the driver circuit being for use with a common drive signal having common drive pulses with at least twice the frequency desired for the element drive pulses, and the switch controller being configured to control the switch to couple the respective actuating element to a leading edge of a first of the common drive pulses and to a trailing edge of a selected subsequent one of the common drive pulses so as to provide an element drive pulse extending over at least two of the common drive pulses. Of significance is that it can provide more flexibility of timing or width of actuating chamber drive pulses, or can enable coarse pulse width control so that the offsets can then be made using a finer control with less range. See
Another such additional feature is the switch controller being configured to couple different edges for the respective actuating element from those coupled for an adjacent actuating element so as to provide a phase offset between the element drive pulses of adjacent actuating elements. Notably this can help reduce crosstalk and thus reduce the amount or range of offset needed to compensate for any residual crosstalk, and thus help to simplify the circuitry. See
Another such additional feature is the common offset circuit having a digital register for storing a value for the common offset and the element specific offset circuit having a digital register for storing a value for the element specific offset. A significance of providing such separate registers is that they can be updated independently and thus communications bandwidth is not wasted on unnecessary updating when one of them (typically the element specific offset) is updated much more frequently than the other. See
Another such additional feature is a sub-drop circuit being coupled to receive a sub-drop timing signal and configured to generate a sequence of offset values corresponding to a sequence of sub-drops within a drop, according to the sub-drop timing signal, and to output the sequence to the timing control circuit for use in the control of timing of the switch control signal. This is a convenient way of implementing sub-drops and sharing some of the same circuitry as is used for other offsets, to reduce a quantity of circuitry and thus reduce costs and reduce thermal dissipation. See
Another aspect of the invention provides a printer having a driver circuit as set out above.
Numerous other variations and modifications can be made without departing from the claims of the present invention. Therefore, it should be clearly understood that the form of the present invention is illustrative only and is not intended to limit the scope of the present invention.
How the present invention may be put into effect will now be described by way of example with reference to the appended drawings, in which:
The present invention will be described with respect to particular embodiments and with reference to drawings but note that the invention is not limited to features described, but only by the claims. The drawings described are only schematic and are non-limiting. In the drawings, the size of some of the elements may be exaggerated and not drawn to scale for illustrative purposes.
Where the term “comprising” is used in the present description and claims, it does not exclude other elements or steps and should not be interpreted as being restricted to the means listed thereafter. Where an indefinite or definite article is used when referring to a singular noun e.g. “a” or “an”, “the”, this includes a plural of that noun unless something else is specifically stated.
References to programs or software can encompass any type of programs in any language executable directly or indirectly on any computer.
References to circuits or circuitry or logic or processor or computer, unless otherwise indicated are intended to encompass any kind of processing hardware which can be implemented in any kind of logic or analog circuitry, integrated to any degree, and not limited to general purpose processors, digital signal processors, ASICs, FPGAs (Field Programmable Gate Arrays), discrete components or logic and so on, and are intended to encompass implementations using multiple processors which may be integrated together, or co-located or distributed at different locations for example.
References to actuating chambers are intended to encompass any kind of actuating chamber for ejecting any kind of fluid from a fluid reservoir for printing 2D images or 3D objects for example, onto any kind of media, the actuating chambers having actuating elements for causing the ejection in response to an applied electrical voltage or current. The actuating chamber term is intended to encompass designs in which there is a membrane between a pressure chamber and a nozzle, so that they are not necessarily in fluidic communication or fluidically associated and also designs without such a membrane.
References to actuating chamber typically encompass actuating elements such as a thick or thin film piezoelectric element which is typically associated with a nozzle which is an orifice for droplet ejection and is typically non-active.
References to actuating elements are intended to encompass any kind of actuating element for such actuating chambers, including but not limited to piezoelectric actuating elements typically having a predominantly capacitive circuit characteristic or electro thermal actuating elements typically having a predominantly resistive circuit characteristic.
References to groups or banks of the actuating chambers are intended to encompass linear arrays of neighbouring actuating chambers, or 2-dimensional rectangles or other patterns of neighbouring actuating chambers, or any pattern or arrangement, regular or irregular or random, of neighbouring or non-neighbouring actuating chambers.
Introduction to Features of Embodiments
Variability in actuating chamber performance can cause degradation in image quality during printing. Sources of the variability can be due to manufacturing variability, or due to the operating environment. For example, the frequency at which an actuating chamber is fired affects the drop speed. It is desirable to be able to control individual actuating chambers to allow the printing system to compensate for these effects.
Effects to be compensated for can include for example:
An issue is how to trim the electrical drive for a piezoelectric actuating element for an actuating chamber at the lowest cost, and with the lowest power dissipation while still meeting trimming requirements. If hot switch methods that vary the pulse width of the drive pulse to each actuating element, or vary the voltage level at each pulse, are used, this has a large thermal impact. All of the drive power plus baseline power is dissipated in the head and there tend be larger areas for these designs, meaning added costs in the ASIC.
In
Configuration inputs are shown to indicate that these signals, values or stored values are configurable. The source and control of the configuration inputs depends on the type of compensation. For example if compensating for thermal changes, then a temperature sensor could provide an input to a look up table or a processor, for converting a temperature reading into an offset configuration input. One of the effects of separating the common offset and the element specific offset is that the circuitry for each can be optimised, for example so as to reduce duplication of circuitry in each of the driver circuits, and to reduce a quantity of element specific data to be processed and sent to each of the driver circuits, or to reduce the precision needed, and thus save quantity or cost of circuitry.
Returning to a description of
A first of these traces shown as a dotted line (ramp) shows a voltage ramp generated by the current source driving the capacitive load c1, for input to the comparator, the ramp being retriggered before each of the pulses of the common drive signal. A second trace (vthreshold) shown as a solid line is the threshold voltage—it can be seen that this changes at 10 us based upon the adjustment of the total offset for trimming. This is input to the comparator as shown, and in this case is configured to be high for the first of the pulses and low for the second of the pulses. A third trace shown as a dashed line (sw_ctrl) shows the output of the comparator, used as a switch control signal. This goes low when the ramp meets the level of the total offset, causing the switch to disconnect the common drive waveform from the actuating element during the leading edge of the second pulse, to reduce the amplitude of this pulse compared to the first pulse. The trailing edge of the second pulse of vnoz should follow the common waveform when the common waveform voltage falls sufficiently. In principle this can be implemented by switching on the switch at the appropriate time, though in the example shown, sw_ctrl is not switched on during the trailing edge. Instead, a diode path is provided between drain and source of the transistor of the switch, either using a separate diode or using current flow through the body diode or similar diode path in parallel with the location of a typical body diode of M2 (shown in
As discussed above this system assumes cold switch of some type, where a cold switch amplifier, typically on a separate PCB, external to the driver circuitry, drives a switch in open drain configuration, or conventional cold switch type of configuration. The cold switch stays on as the pulse rises part way as it is driven onto the actuating element capacitance. The cold switch is turned off at a specific time related to the common drive waveform, which assumes that the cold switch amplifier provides a controlled and repeatable output waveform. After the cold switch is turned off, the actuating element stays substantially at the set voltage, because there are no paths for current to leak away in the relevant time interval. In one embodiment, when the cold switch amplifier for generating the common drive waveform starts to drive the second edge, the cold switch will be enabled at a voltage as close as possible to the voltage on the actuating element. The inevitable small amount of error here will determine the thermal losses that this technique causes. In another, the body diode or another parallel diode will provide a current path for the trailing edge, and additionally the switch (LDMOS) can be enabled over much of that trailing edge time period to improve thermal performance.
In a typical system there is a single higher level electronics PCB for driving one or more printheads. Each printhead has lower level electronics on it, such as an ASIC as described below with regard to
Two options have been described to adjust the timing (others are possible):
The trim amount (which is controlled by either the ramp rate or the reference voltage for example) is made up of two components. The first is set at startup and adjusted to compensate for static variations. This static trim may be a per-actuating chamber trim or a common trim or both depending upon requirements. The second part of the trim can dynamically vary from drop to drop based upon values such as calculated image data which affects cross talk.
Notably the arrangements described can enable lower cost manufacture, and can work with existing cold switch designs. They can combine features of existing designs with some added analog and digital circuitry (which can be low cost & low power) to enable the trim with little alteration in some cases. Furthermore thermal performance is good, there is little added power, and the low power cold switch arrangement is compatible. By allowing per actuating chamber voltage trimming, problems such as crosstalk can be addressed cost effectively as well as other compensation including adjusting for actuating element variability.
Firing all actuating elements in a printhead simultaneously can cause cross-talk effects (from mechanical, fluidic and electronic interactions for example). This can affect drop speed and volume on ejection. Another issue with such simultaneous actuation is that any shared signals/power planes in the printhead are required to carry the current for all actuating elements at the same time rather than a staggered current (resulting in a lower peak current). Additionally for drop placement control the ability to place a droplet at sub-droplet offsets adds the ability to correct for other factors which can cause problems with image quality.
In order to address these and other issues and achieve a timing offset of waveform outputs from a cold switch arrangement, the common drive waveform is input at a higher frequency, typically at least twice the frequency of the desired drive pulses. The switch selects the required edges for rise and fall and relies on capacitance in the actuating element to hold the voltage whilst the switch is open. A slightly more complicated version would use a single pole triple throw switch in place of the switch above. The central contact would be connected to the high-frequency waveform with the other two contacts being connected to the required high and low voltages. This setup is less prone to cross-talk effects; however, it is more expensive.
By selecting different edges from the same higher frequency input the output produced can be varied without requiring multiple inputs. The selection of edges within a single waveform mean that the additional cost of multiple amplifiers to produce the multiple variations of waveforms is avoided. The switching circuits otherwise required to select the appropriate waveform from the multiple inputs is also not required which can also reduce the cost of the solution.
In the diagrams of
Note that the timing of the switching and also the finer timing for trimming should be synchronized with the media motion encoder driven timing; this is typically handled off ASIC and then synchronisation signals are provided to the timer part 74 on the ASIC as shown. The ASIC can baseline its timing from the provided LVDS clock and the start bits for each print/compensation data packet for example.
The ASIC also includes an actuating element output decision logic part 155, fed by a print signal in the form of a sub-drop print bit and fed by an output of a Vtrim timer part 106. This can be a digital timer as described above, or can use analog parts as described above. It has an output delayed by an offset indicated by a digital signal fed by an adder 157. This can be a digital adder, fed by a digital signal from an external data interface via a compensation data shift register 115, providing a common offset, and by an actuating chamber calibration register 153, providing an element specific offset. If analog parts are used for the timer part 106, then the digital register outputs can be fed to DACs before adding, and the analog signals can be added by a summing amplifier for example. The timer is triggered by a reference signal derived by a sub drop Finite State machine FSM 151, for producing timings of individual sub drops. The external data interface includes in this case an LVDS physical interface 116, and an LVDS protocol part 117.
To save cost in the integrated circuit die, the common offset circuitry can have common (also called global) circuitry to provide part of the timing delay function needed to cause the actuating elements to switch at the right time to produce appropriate trimming functions. This global circuitry may incorporate a finite state machine (FSM) 130 that can incorporate a timer function in its design, or make use of a separate global timer function 131. This global timer function could have an analog component, though this may not be able to equal the very low cost of a digital implementation amortized over the number of actuating chambers. Also a digital implementation, even though it could take more area than certain typical analog implementations, would be fully deterministic and require less engineering resource to design and to place into manufacturing.
The actuating element output decision logic part 155 also has an input of sub-drop print bits in a sequence generated by a greyscale logic part 135. This generates the sequence and selects which sub-drops are active, based on a 3 bit (for example) greyscale signal from a Swath data shift register 140. Examples of sub-drops are described in more detail below with reference to
In operation, as described above, when the leading edge of the common drive waveform pulse occurs, the cold switch can stop the charge going into the actuating element capacitance when the desired voltage is reached. The timing of this switching activity can be controlled based on a global timer on the actuating element drive ASIC on the printhead. The timing of this global timer can be communicated by either the start of a packet transmitted from the higher level electronics to the driver circuitry with an offset value communicated with the packet, or with a separate wire or wires to signal the start of a count. Registers on the ASIC indicate at what times the cold switch waveform is to be switched on and off relative to the global timer. A global counter may be used to carry out counting for much of the time period up to the needed timing range for per actuating chamber adjustment. Then a per actuating chamber counter can take over. The value sent to the per actuating chamber counter register can be either a sum of the actuating chamber offset register and the value sent to the actuating chamber in real time per sub-drop time period, or the bits can be combined simply with the LSB being from the per actuating chamber register. The former allows for more flexibility and the latter can reduce gate counts.
After the cold switch is turned off, the actuating element remains at the substantially the same voltage, because there are no paths for charge to leak swiftly out of the actuating element. When the cold switch amplifier for generating the common drive waveform starts to drive the second edge, the cold switch will be enabled at a voltage as close to the voltage set by the first edge as possible. The inevitable amount of error here will determine the thermal losses that this technique causes.
Note that the pulse width will vary slightly with drive voltage amplitude adjustment. If width is defined as the time duration over 50% amplitude, then as the voltage is decreased, the pulse width will increase. The increase is dependent on the slope of the pulses, the faster the slopes and smaller the pulse width change as the amplitude is altered. This can have an impact on MEMS performance and may need to be taken into account.
The switch in
It is also possible to combine global and per actuating chamber digital and analog timing in several ways to produce trade-offs between the reliance on analog accuracy, digital area and use of interconnect wiring. For example, as shown in
Another useful trade off, to reduce the quantity of circuitry needed, involves having a set of global digital functions that provide a set of, for example, four distinct and programmable timings, intended to be used as a basis for actuating chamber timing.
Depending on the shape of the curve of actuating chamber performance across a wafer of the printhead, the user could set these bits to apply different base delays to sets of actuating chambers to allow minimization of the needed time and resolution of timing function residing in the actuating chamber, regardless of whether it is analog, digital or both. The timing sequences could for example be programmed to include a pulse to switch on the switch during part of the leading edge of the common drive waveform and a pulse timed to switch on the switch during part of the trailing edge of the drive waveform as shown in
The ASIC controls the switch to provide the externally provided drive signal waveform as a voltage differential across each actuating element during pre-programmed time intervals based on the print signal. The waveform will agitate the ink in the actuating chamber, causing certain amount of ink to be deposited in certain pixel locations on the media, building up the image. The print data may demand more than one drop to be ejected from the actuating chamber for arrival at one pixel location. Each of these ink drops is called a “sub-drop”.
The two most significant time intervals for this function are the sub-drop period and the pixel period. The pixel period is the time taken for a media pixel to progress past the selected actuating chamber. The sub-drop period is the time allocated for firing each individual sub-drop.
The ASIC will be able to handle from one to seven sub-drops per pixel period, plus an optional damping period. The damping period fires an off phase pulse only if jetting pulses are fired, to reduce the residual energy in the MEMS for the next pixel.
In some embodiments, the print head ASIC can handle the logic to implement greyscales by generating pulses to create the sub-drops, but in other embodiments this logic may be implemented by external off printhead logic and the ASIC merely receives data for a series of sub-drops being demanded; the ASIC would not then need to determine which sub-drops make up which drop. In particular embodiments each nozzle can support up to 3 bits/8 levels of greyscale, from 0 (no drop fired) to 7 drops fired. In particular embodiments it will be possible to run with 1, 2 and 3 bits of greyscale, depending on greyscale mode. Different modes of operation will require different numbers of bits of greyscale from 1 bit (either a drop or no drop) to a full 3 bits and 7 greyscale levels (any combination of 3 sub-drops).
The printhead arrangements described above can be used in various types of printer. Two notable types of printer are:
In both scenarios, the printheads can optionally be operating several different colours, plus perhaps primers and fixatives or other special treatments. Other types of printer can include 3D printers for printing fluids such as plastics or other materials in successive layers to create solid objects.
The printer can have a number (for example seven) of inkjet printheads attached to a rigid frame, commonly known as a print bar. The media transport mechanism can move the print medium beneath or adjacent the print bar. A variety of print media may be suitable for use with the apparatus, such as paper sheets, boxes and other packaging, or ceramic tiles. Further, the print media need not be provided as discrete articles, but may be provided as a continuous web that may be divided into separate articles following the printing process.
The printheads may each provide a linear array of fluid chambers having respective actuating chambers for ink droplet ejection, with the actuating chambers in each linear array evenly spaced. The printheads can be positioned such that the actuating chamber arrays are parallel to the width of the substrate and also such that the actuating chamber arrays overlap in the direction of the width of the substrate. Further, the actuating chamber arrays may overlap such that the printheads together provide an array of actuating chambers that are evenly spaced in the width direction (though groups within this array, corresponding to the individual printheads, can be offset perpendicular to the width direction). This may allow the entire width of the substrate to be addressed by the printheads in a single printing pass.
The printer can have circuitry for processing and supplying image data to the printheads. The input from a host PC for example may be a complete image made up of an array of pixels, with each pixel having a tone value selected from a number of tone levels, for example from 0 to 255. In the case of a colour image there may be a number of tone values associated with each pixel: one for each colour. In the case of CMYK printing there will therefore be four values associated with each pixel, with tone levels 0 to 255 being available for each of the colours.
Typically, the printheads will not be able to reproduce the same number of tone values for each printed pixel as for the image data pixels. For example, even fairly advanced greyscale printers (which term refers to printers able to print dots of variable size, rather than implying an inability to print colour images) will only be capable of producing 8 tone levels per printed pixel. The printer may therefore convert the image data for the original image to a format suitable for printing, for example using a half-toning or screening algorithm. As part of the same or a separate process, it may also divide the image data into individual portions corresponding to the portions to be printed by the respective printheads. These packets of print data may then be sent to the printheads.
The fluid supply system can provide ink to each of the printheads, for example by means of conduits attached to the rear of each printhead. In some cases, two conduits may be attached to each printhead so that in use a flow of ink through the printhead may be set up, with one conduit supplying ink to the printhead and the other conduit drawing ink away from the printhead.
In addition to being operable to advance the print articles beneath the print bar, the media transport mechanism may include a product detection sensor (not shown), which ascertains whether the medium is present and, if so, may determine its location. The sensor may utilise any suitable detection technology, such as magnetic, infra-red, or optical detection in order to ascertain the presence and location of the substrate.
The print-medium transport mechanism may further include an encoder (also not shown), such as a rotary or shaft encoder, which senses the movement of the print-medium transport mechanism, and thus the substrate itself. The encoder may operate by producing a pulse signal indicating the movement of the substrate by each millimeter. The Product Detect and Encoder signals generated by these sensors may therefore indicate to the printheads the start of the substrate and the relative motion between the printheads and the substrate.
The processor can be used for overall control of the printer systems. This may therefore co-ordinate the actions of each subsystem within the printer so as to ensure its proper functioning. It may, for example signal the ink supply system to enter a start-up mode in order to prepare for the initiation of a printing operation and once it has received a signal from the ink supply system that the start-up process has been completed it may signal the other systems within the printer, such as the data transfer system and the substrate transport system, to carry out tasks so as to begin the printing operation.
Other embodiments and variations can be envisaged within the scope of the claims.
Van Brocklin, Andrew L., Hurst, Ian Anthony, Jeapes, Stephen Mark
Patent | Priority | Assignee | Title |
10464319, | Sep 29 2017 | Brother Kogyo Kabushiki Kaisha | Liquid-droplet ejecting apparatus and non-transitory storage medium storing program |
10960663, | Sep 29 2017 | Brother Kogyo Kabushiki Kaisha | Liquid-droplet ejecting apparatus and non-transitory storage medium storing program |
Patent | Priority | Assignee | Title |
5453767, | Jul 21 1992 | Seiko Epson Corporation | Method for forming ink droplets in ink-jet type printer and ink-jet type recording device |
6276772, | May 02 1998 | Ricoh Company, LTD | Ink jet printer using piezoelectric elements with improved ink droplet impinging accuracy |
9399342, | Sep 10 2014 | XAAR TECHNOLOGY LIMITED; XAAR TECHNOLOGY | Setting start voltage for driving actuating elements |
20010026292, | |||
20020145639, | |||
20030234826, | |||
20050041073, | |||
20050200639, | |||
20050231179, | |||
20060092201, | |||
20070296771, | |||
20080186339, | |||
20080238969, | |||
20090033306, | |||
20090207200, | |||
20090212831, | |||
20100097114, | |||
20100171778, | |||
20100328380, | |||
20110063009, | |||
20110273498, | |||
20120249638, | |||
20120262512, | |||
20130057610, | |||
20130321507, | |||
20140098149, | |||
20140152726, | |||
20140210884, | |||
20150197083, | |||
20150336383, | |||
20160067960, | |||
20170259562, | |||
JP2006240167, | |||
JP61209166, | |||
JP68428, | |||
WO2010055345, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Sep 10 2015 | XAAR TECHNOLOGY LIMITED | (assignment on the face of the patent) | / | |||
Oct 20 2015 | VAN BROCKLIN, ANDREW L | XAAR TECHNOLOGY LIMITED | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 037675 | /0027 | |
Nov 10 2015 | JEAPES, STEPHEN MARK | XAAR TECHNOLOGY LIMITED | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 037675 | /0027 | |
Dec 20 2015 | HURST, IAN ANTHONY | XAAR TECHNOLOGY LIMITED | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 037675 | /0027 |
Date | Maintenance Fee Events |
Dec 29 2021 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Date | Maintenance Schedule |
Jul 10 2021 | 4 years fee payment window open |
Jan 10 2022 | 6 months grace period start (w surcharge) |
Jul 10 2022 | patent expiry (for year 4) |
Jul 10 2024 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jul 10 2025 | 8 years fee payment window open |
Jan 10 2026 | 6 months grace period start (w surcharge) |
Jul 10 2026 | patent expiry (for year 8) |
Jul 10 2028 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jul 10 2029 | 12 years fee payment window open |
Jan 10 2030 | 6 months grace period start (w surcharge) |
Jul 10 2030 | patent expiry (for year 12) |
Jul 10 2032 | 2 years to revive unintentionally abandoned end. (for year 12) |