A bonding structure enabling fast and reliable methods to fabricate a substantially homogeneous bondline with reduced dependency of a thickness limitation is disclosed. Also, this system creates a bondline targeted for performance in power electronics. This system is highly adaptable as various structures and fabrication options may be implemented. This enables diverse fabrication selection and creates less dependency on outside conditions. The disclosed system is at least applicable to wafer-to-wafer, die-to-wafer, die-to-substrate, or die-to-die bonding.

Patent
   10058951
Priority
Apr 17 2012
Filed
Apr 17 2012
Issued
Aug 28 2018
Expiry
Aug 18 2033
Extension
488 days
Assg.orig
Entity
Large
6
112
currently ok
11. A method for creating a substantially homogenous bondline of a Cu3Sn alloy material having high conductivity and incorporated in an automotive power electronic device, the method comprising:
providing a first material made of copper (Cu) and having a first surface;
providing a second material made of tin (Sn) and having a second surface;
sandwichably positioning the second material between a first section of the first material and a second section of the first material;
etching within the first surface of the first section of the first material or adding additional material of the first material on the first surface of the first section of the first material to form a plurality of valleys and a plurality of hills having flared ends that increase a surface area of the first material, each hill of the plurality of hills being wider at an end of the hill that at a base of the hill;
etching within the second surface of the second material or adding additional material of the second material on the surface of the second material to form a plurality of valleys and a plurality of hills having flared ends for interlocking with the plurality of hills and the plurality of valleys that were etched within or added on the first surface of the first section of the first material;
melting the second material that is positioned between the plurality of valleys and the plurality of hills that were etched within or added on the first surface of the first section and the second section of the first material; and
via transient liquid phase bonding, creating a substantially homogenous bondline made of the Cu3Sn alloy that is configured to be electrically conductive and incorporated in an automotive power electronic device.
1. A transient liquid phase bonding method for alloy formation control for creating a highly conductive alloy incorporated in an automotive power electronic device, the method comprising:
providing a first material made of copper (Cu) and having a first surface;
etching within the first surface of the first material or adding additional material of the first material on the first surface of the first material to form a plurality of valleys and a plurality of hills having flared ends that increase a surface area of the first material, each hill of the plurality of hills being wider at an end of the hill than at a base of the hill;
providing a second material made of tin (Sn) and having a second surface;
etching within the second surface of the second material or adding additional material of the second material on the second surface of the second material to form a plurality of valleys and a plurality of hills having flared ends for interlocking with the plurality of hills and the plurality of valleys that were etched within or added on the first surface of the first material;
interlocking the plurality of valleys and the plurality of hills that were etched within or added on the first surface of the first material with the plurality of hills and the plurality of valleys that were etched within or added on the second surface of the second material;
melting the second material that is interlocked with the first material such that the second material reflows between the plurality of valleys and the plurality of hills of the first material to create partial liquid diffusion;
reacting the partially diffused material with the second material via isothermal solidification; and
creating a substantially homogenous bondline made of the highly conductive alloy to be incorporated in the automotive power electronic device.
10. A method, comprising:
providing a first block or piece made of a first material and having a first surface;
etching within the first surface of the first block or piece or adding additional material of the first material on the first surface of the first block or piece to form a plurality of bumps and a plurality of valleys on the first block or piece, the plurality of bumps having flared ends, each bump of the plurality of bumps being wider at an end of the bump than at a base of the bump;
providing a second block or piece made of a second material and having a second surface;
etching within the second surface of the second block or piece or adding material of the second material on the second surface of the second block or piece to form a plurality of valleys and a plurality of bumps on the second block or piece that correspond and interlock with the plurality of bumps and the plurality of valleys on the first block or piece, the plurality of bumps of the second block or piece having flared ends for interlocking with the corresponding plurality of valleys of the first block or piece;
sandwichably positioning the second block or piece between the first block or piece and a third block or piece made of the first material;
interlocking the plurality of bumps and the plurality of valleys that were etched within or added on the first surface of the first block or piece with the plurality of valleys and the plurality of bumps that were etched within or added on the second surface of the second block or piece for transient liquid phase bonding;
applying heat to at least the second block or piece to reach a temperature equal to or greater than a bonding temperature of the second material for melting and diffusing the second block or piece, the heat being applied after the plurality of bumps and the plurality of valleys are etched within or added on the second block or piece; and
creating a substantially homogenous bondline of an alloy material.
2. The transient liquid phase bonding method of claim 1, further comprising applying between about 3 kPa to about 1 MPa of compressive force to the first material and the second material.
3. The transient liquid phase bonding method of claim 1, wherein the substantially homogenous bondline is between about 5 μm to about 50 μm.
4. The transient liquid phase bonding method of claim 1, wherein the additional material of the first material is added on the first surface of the first material or the additional material of the second material is added on the second surface to form the plurality of hills and the plurality of valleys on the first surface or the second surface, respectively.
5. The transient liquid phase bonding method of claim 4, wherein adding the additional material is achieved by at least one of material deposition, by pattern transfer, or by growth of material.
6. The transient liquid phase bonding method of claim 1, wherein the substantially homogeneous bondline is made of only a Cu3Sn alloy for increasing electrical conductivity in the automotive power electronic device.
7. The transient liquid phase bonding method of claim 1, further comprising varying the type of surface feature across the first surface of the first material in contact with the second surface of the second material.
8. The transient liquid phase bonding method of claim 1, wherein the first material or the second material is etched to form the plurality of valleys and the plurality of hills within the first surface or the second surface, respectively.
9. The transient liquid phase bonding method of claim 1, wherein the method is used for at least one of a hybrid, a plug-in hybrid, or an electrical vehicle.
12. The method of claim 10, wherein adding the additional material of the first material on the first surface of the first block or piece includes:
positioning, over the first block or piece, a plurality of molds having a plurality of openings filled with the first material; and
removing the plurality of molds to form the plurality of bumps on the first block or piece and the plurality of valleys on the first block or piece,
wherein the plurality of valleys on the first block or piece have a substantially flat bottom surface for allowing the second material to diffuse into the plurality of valleys to increase a contact surface with the first material for enhancing the creation of the substantially homogeneous bondline.
13. The method of claim 10, wherein the substantially homogeneous bondline is made of only a Cu3Sn alloy for increasing electrical conductivity in an automotive power electronic device.

The present disclosure relates to alloy formation, and more particularly, to alloy formation using transient liquid phase bonding in power electronics.

Various processes may be used to join materials together. Welding has been used in the automotive industries for years. Welding is the joining together of materials (typically metals or thermoplastics), usually by a fusion process. Design of complex components is often based on the concept of the “weakest link” limiting structural performance. The “ideal joint” would exhibit all of the characteristics of the bulk material comprising the structures being joined. Such a joint is by no means simple to produce.

The automobile fabrication process, and the elements and subsystems within, require highly reliable couplings available in relatively short production windows. Waiting hours for a bond to occur is not an option. An emphasis on the electrical properties of welds and the characteristics of the any alloys in the bond has not been a primary focus in the industry.

The above needs are successfully met via the disclosed system and method. The present disclosure is generally directed to control of alloy formation via transient liquid phase bonding in power electronics. In various embodiments, a technology to improve bonding quality and fabrication reliability of bonding technologies for electronic devices is disclosed. This method is especially useful for bonding technologies generating multiple compounds (or alloys).

This disclosure describes a new bonding technique enabling fast and reliable fabrication of a substantially homogeneous bondline with reduced dependency of a thickness limitation. Stated another way, a substantially homogeneous bondline made of substantially a single alloy without a thickness limitation and excessive bonding time can be achieved using the techniques disclosed herein. A (more) suitable bondline providing better and targeted performance for power electronics may also be achieved. This system is highly adaptable as various structures and fabrication options may be implemented. This enables a diverse selection of fabrication techniques and creates less dependency on outside conditions. This process can be used over a wide field of applications. Moreover, for instance, this process can be used on any application associated with power electronics. For instance, this system is at least applicable to wafer-to-wafer, die-to-wafer, die-to-substrate, or die-to-die bonding. Moreover, this system is compatible with conventional fabrication techniques.

The features and advantages of the embodiments of the present disclosure will become more apparent from the detailed description set forth below when taken in conjunction with the drawings. Naturally, the drawings and their associated descriptions illustrate example arrangements within the scope of the claims and do not limit the scope of the claims. Reference numbers are reused throughout the drawings to indicate correspondence between referenced elements.

FIG. 1 depicts an exemplary embodiment of transient liquid phase bonding;

FIG. 2 depicts a phase diagram of Cu—Sn TLP bonding;

FIG. 3 depicts an example of Cu—Sn TLP bonding with non-homogeneous bondlines;

FIG. 4A illustrates an exemplary embodiment of TLP bonding without altering the surface properties of the materials;

FIG. 4B illustrates an exemplary embodiment of TLP bonding comprising altered surface properties of at least one of the materials;

FIG. 5 illustrates an exemplary embodiment of a modified bondline;

FIGS. 6A-6F illustrate exemplary embodiments of two dimensional altered surface features of at least one of the materials;

FIGS. 7A-7C illustrate exemplary embodiments of three dimensional variations associated with the altered surface features;

FIGS. 8A-8C illustrate a reflow of one material into another material with surface features altered;

FIG. 9A illustrates an exemplary embodiment of a material deposition method;

FIG. 9B illustrates an exemplary embodiment of a pattern transfer deposition method; and

FIG. 9C illustrates an exemplary embodiment of a growth via catalyst method.

In the following detailed description, numerous specific details are set forth to provide a understanding of the present disclosure. It will be apparent, however, to one ordinarily skilled in the art that elements of the present disclosure may be practiced without some of these specific details. In other instances, well-known structures and techniques have not been shown in detail to avoid unnecessarily obscuring the present disclosure.

The present disclosure is generally directed to control of alloy formation via transient liquid phase bonding in power electronics. Transient liquid phase (TLP) bonding produces joints that have microstructural and hence mechanical properties similar to those properties of the base materials. TLP bonding differs from diffusion bonding in which diffusion occurs when a melting point depressant element from an interlayer moves into lattice and grain boundaries of the substrates at the bonding temperature. Solid state diffusional processes lead to a change of composition at the bond interface and the dissimilar interlayer melts at a lower temperature than the parent materials. Thus, a thin layer of liquid spreads along the interface to form a joint at a lower temperature than the melting point of either of the parent materials. A reduction in bonding temperature leads to solidification of the melt, and this phase can subsequently be diffused away into the parent materials by holding at bonding temperature.

In various embodiments, a system and method 100 to improve bonding quality and fabrication reliability of bonding technologies for electronic devices is disclosed. This method 100 is especially useful for bonding technologies generating multiple compounds (or alloys).

With reference to FIG. 1 according to various embodiments, the present method 100 utilizes transient liquid phase (TLP) bonding for electronics packaging. TLP bonding may be effective for high power semiconductor devices as during this process the remelting temperature (i.e., sustainable temperature) is significantly larger than the bonding temperature. TLP may be useful in may electronic devices, especially by high temperature power electronic devices, such as those made of silicon, SiC, GaN, etc.

An overview of TLP is illustrated in FIG. 1. In general, two (or multiple) materials are involved with TLP bonding. As depicted, two materials denoted as material A 50 (that has high melting temperature) and material B 75 (that has low melting temperature with respect to the melting temperature of material A 50). It should be appreciated that both material A 50 and material B 75 need not be pure in composition. As bonding temperature increases, the material B 75 begins to melt and diffuse into the material A 50, as shown at step 2 of FIG. 1. The diffused materials may sequentially react with the material B 75 and form an alloy via isothermal solidification. The solidification may continue until the bondline becomes a complete set of A+B alloy, such as depicted in step 4 of FIG. 1 (e.g., homogeneous bondline). Mechanical pressure (such as the range of several kPa to several MPa, such as from 3 kPa to 1 MPa) may applied during the TLP bonding process.

In some TLP materials, multiple A+B alloys may generate multiple compounds such as depicted in step 5 of FIG. 1 leading to the non-homogeneous bondline. This non-homogenous bondline is often considered to be non-ideal because of its non-uniformity, inconsistency, uncontrollability, and unpredictable quality, which may present problems for production. For example, copper-tin (Cu—Sn) are TLP materials that may generate multiple Cu—Sn compounds (or alloys). As both copper and tin are widely employed in power electronics materials, in various embodiments, the methods 100 of this disclosure are configured to minimize the non-homogeneous bondline generation.

In general, a particular alloy of the multiple available alloys may be more suitable for power electronics applications, due to the high power usage and high temperature generation of the power electronics, such as a conductive bondline. For example, the Cu3Sn alloy has higher electrical conductivity as compared to Cu6Sn5, even though both alloys are generated during Cu—Sn TLP bonding process (Cu3Sn corresponds to alloy B+ and Cu6Sn5 corresponds to alloy A+). Thus, for power electronics, a target may be to utilize a process to create a homogeneous bondline made of the preferred material (e.g., Cu3Sn alloy instead of Cu6Sn5). The above disclosed needs are successfully met via the disclosed system and method 100.

Copper-tin (Cu—Sn) TLP bonding has a complicated phase diagram (shown in FIG. 2) and may generate multiple composite formations. Among Cu—Sn composites (or alloys) in the figure, Cu3Sn and Cu6Sn5 are the most frequently observed in power electronics applications. Using previous methods, the two Cu—Sn alloys may co-exist in a bondline of die attachment of power electronics, (one example such bondline is shown in FIG. 3). The bondline shown in FIG. 3 is non-homogeneous (i.e., made of multiple materials) with an ambiguous shape. The Cu3Sn alloy may be surrounded by the Cu6Sn5 alloy (FIG. 3) or sandwiched by the alloy Cu6Sn5. Bondline quality is hard to control. Several methods to produce only a Cu3Sn bondline have been attempted. One is reducing the thickness of Sn and the other is extending bonding time. However, both methods have problems. The first method (thinner Sn layer) is able to fabricate only a thin bondline, such as 1-5 μm, which experience more stress when exposed to high temperature compared to thick bondline. The present method may produce a bondline not limited in size, such as from 1-30 μm, or from 5 μm to 50 μm. The high temperature-induced stress, which is a general challenge in power electronics, increases the chance of damage at the bondline and thus thinning Sn is a limited approach. The second method (longer bonding time) can achieve a thicker bondline but requires long process time, which is inadequate for mass production. These approaches and problems are not limited to Cu—Sn, which is used as an example herein, and can be observed in materials that have a complex phase diagram and generate multiple alloys. For example, table 1 below illustrates a non-exhaustive list of additional conventional bonding materials.

TABLE 1
Material System Bonding Process Remelt Temp.
Copper - Tin  4 min at 280° C. >415° C.
Silver - Tin 60 min at 250° C. >600° C.
Silver - Indium 120 min at 175° C.  >880° C.
Gold - Tin 15 min at 260° C. >278° C.
Gold - Indium 0.5 min at 200° C.  >495° C.
Nickel - Tin  6 min at 300° C. >400° C.

In various embodiments the present system 100 may be utilized to achieve a homogeneous bondline made of a single alloy. For instance, a single alloy may be achieved based on attributes targeted to power electronics applications. One example alloy is Cu3Sn which is more suitable in power electronics compared to other alloys, such as Cu6Sn5. The present system 100 may be configured to fabricate a thick bondline, which is advantageous in reducing bondline stress induced by high temperature. Also, aiding in mass production, the present system does not require long bonding time and is less depend on fabrication conditions. For instance, the bonding process of the present system 100 is between about 30 minutes to about 2 hours. The present system 100 provides excellent contact and good electrical and thermal conductivity to bonded devices, and therefore, improves device performance as well as bonding quality over prior techniques.

Multiple structures and fabrication options are proposed. Various materials may be used. Also, a pre-treatment of a material surface may be performed. This variety enables a flexible design and fabrication process and easy translation of this technology to many applications. For instance, this system and method 100 may be applied to wafer-to-wafer, die-to-wafer, die-to-substrate, or die-to-die bonding. Also, the presently disclosed technology 100 is compatible with conventional fabrication techniques.

With reference to FIGS. 4A and 4B, a conceptual view of an exemplary embodiment of the presently disclosed technology is depicted. As previously discussed, TLP may employ bonding two materials: material A 50 having a high melting temperature and material B 75 having a comparatively low melting temperature. The system 100 is configured to leverage the results of increasing the contact area between the two materials. The “wavy” surface (shown in FIG. 4B) increases the contact area more than 40% compared to the flat surface (shown in FIG. 4A). The altered surface properties, such as the wavy surface, may achieved using the processes and techniques recited herein. (See for example FIGS. 8-9).

A system 100 using a Cu—Sn is disclosed; however, an analogous method 100 can be used in other two-material TLP bonding that generates multiple alloys (such as those disclosed in table 1). For example the first material, material A 50 and the second material, material B 75, may comprise any of copper, tin, silver, indium, gold, nickel, and/or boron. The two most common alloys of Cu—Sn (Cu3Sn and Cu6Sn5) may be formed in following ways. First, Cu (material A 50) reacts with Sn (material B 75) and produces the first Cu—Sn alloy, Cu6Sn5. This Cu6Sn5 may react with left-over Cu 50 and form Cu3Sn. Therefore, in various embodiments the Cu6Sn5 is configured to have increased contact with Cu 50, which expedites the reaction between the two materials and forms Cu3Sn more rapidly. Thus, a resultant uniform bondline of substantially only Cu3Sn may be achieved in shorter time compared to the flat surface (FIG. 4A).

This method 100 has another advantage other than fabricating a homogeneous bondline at relatively short time. In power electronics, a bondline proving high electrical conductivity is beneficial. Cu3Sn has higher electrical conductivity than Cu6Sn5 and thus is generally better suited for power electronics. Stated another way, the techniques disclosed herein create a bondline made of substantially only Cu3Sn without Cu6Sn5 which is well suited for power electronics applications. FIG. 5 illustrates the transition from the multiple-alloy bondline to a single alloy bondline with high suitability for power electronics. The methods 100 disclosed herein are at least applicable to automotive, watercraft aerospace, nuclear, and/or electronics industries. Additionally, the methods 100 disclosed herein are at least applicable to hybrid, plug-in hybrid, and/or electrical vehicles.

As previously disclosed, the wavy surface approach of FIG. 4B is just one permutation of the available altered surface properties. Altered surface properties may be any shape. For instance, altered surface properties could follow a geometric or non-geometric pattern and/or combinations thereof. The altered surface properties may be a regular or an inconsistent pattern. For instance, a non-exhaustive listing of variations is shown in FIGS. 6 and 7. FIG. 6 depicts 2D cross-section views of the variations. The wavy surface can be series of several structures including rectangular pillars or cylinders (FIG. 6A), pyramids or chopped channels, similar to axe marks (FIG. 6B), or round bumps (FIGS. 6C and 6D). It is also possible to make a Velcro like structure (FIGS. 6E and 6F) to enhance the interface strength between material A 50 and B 75 (and/or between material A 50 and alloy of material B 75 after the alloy formation).

The arrangement of the structures may also be varied. For instance, FIG. 7 illustrates such arrangement variations of the rectangular pillars shown in FIG. 6A. The arrangement includes array of slits (FIG. 7A), grid/plaid pattern (FIG. 7B), or array of pillars (FIG. 7C). Of course, other variations shown in FIG. 7 also have the arrangement variations. For instance, a random pattern or a combination of patterns such as a combination of FIGS. 7A-7C, and/or a combination of a random pattern and one of the regular patterns such as FIGS. 7A-7C.

In various embodiments, material B 75 may be sandwiched between two sections. These two sections may both be material A 50 or be made of material A and another material having altered surface features.

In various embodiments, material A 50 and/or material B 75 may have altered surface features. For instance, applying a surface feature such as a pattern to material A 50 (having a high melting temperature) without applying a surface feature, such as a pattern, to material B 75, may be convenient for fabrication. This is because the material B 75 will be melted during TLP bonding process (FIG. 1, step 2). Thus, the melted material B 75 (for example Sn) reflows into the valley of the patterned material A (for example Cu). FIG. 8 depicts this process in greater detail.

For example, during assembly (FIG. 8A, step 1 in FIG. 1), only material A 50 has altered surface features such as a pattern, whereas material B 75 does not have an substantially altered surface feature. In response to the bonding process starting, the material B melts and reflows into the holes or valleys of material A 50 (FIG. 8B, step 2). As the bonding proceeds, the reflowed material B 75 forms the large contact structure with material A 50 (FIG. 8C, step 3).

The altered surface properties, e.g., wavy surface and/or pattern, can be fabricated in numerous ways. For instance, the altered surface properties may be by (1) etching and/or (2) deposition. In general, etching is removing unwanted areas and deposition is adding wanted area. Etching can be achieved in multiple fashions. For instance, etching can be achieved by chemical etching (usage of liquid removing material A 50), dry etching (usage of gas or plasma removing material A 50), mechanical grinding or scribing, or high energy beam etching such as laser etching. Deposition can be achieved in multiple fashions. For example, deposition can be achieved by depositing additional material A 50 through a mask using electroplating, evaporating, or supporting; pattern transfer such as nano-pattern transfer or selective bonding of material A 50; or growth of material A 50. FIGS. 9A-9C depict these deposition methods. FIG. 9A illustrates the first deposition through a mask. FIG. 9B depicts pattern transfer using a mold and pre-filled material A. FIG. 9C illustrates a patterned catalyst for material A 50 and growth of material A 50 (or capture of material A 50).

This disclosure describes a new bonding system 100 enabling fast and reliable fabrication of a homogeneous bondline with reduced dependency of thickness limitation. This system 100 is highly adaptable as various structures and fabrication options may be implemented. This enables less dependency on fabrication conditions. This process can be used over a wide field of applications. For instance, this process 100 can be used on any application associated with power electronics. For instance, this system 100 is applicable to wafer-to-wafer, die-to-wafer, die-to-substrate, or die-to-die bonding. Moreover, this system 100 is compatible with conventional fabrication techniques.

Those of ordinary skill will appreciate that the various illustrative logical blocks and process steps described in connection with the examples disclosed herein may be implemented as electronic hardware, computer software, or combinations of both. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the overall system. Ordinarily skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the disclosed apparatus and methods.

The steps of a method or algorithm described in connection with the examples disclosed herein may be embodied directly in hardware, in a software module executed by a processor, or in a combination of the two. A software module may reside in RAM memory, flash memory, ROM memory, EPROM memory, EEPROM memory, registers, hard disk, a removable disk, a CD-ROM, or any other form of storage medium known in the art. An exemplary storage medium is coupled to the processor such that the processor can read information from, and write information to, the storage medium. In the alternative, the storage medium may be integral to the processor. The processor and the storage medium may reside in an Application Specific Integrated Circuit (ASIC).

The foregoing description of the disclosed example embodiments is provided to enable any person of ordinary skill in the art to make or use the present invention. Various modifications to these examples will be readily apparent to those of ordinary skill in the art, and the principles disclosed herein may be applied to other examples without departing from the spirit or scope of the present invention. The described embodiments are to be considered in all respects only as illustrative and not restrictive and the scope of the invention is, therefore, indicated by the following claims rather than by the foregoing description. All changes which come within the meaning and range of equivalency of the claims are to be embraced within their scope.

Yoon, Sang Won, Shiozaki, Koji

Patent Priority Assignee Title
10763820, Dec 02 2016 Skyworks Solutions, Inc Methods of manufacturing electronic devices formed in a cavity and including a via
10840108, Jul 31 2014 Skyworks Solutions, Inc. Transient liquid phase material bonding and sealing structures and methods of forming same
10965269, Dec 02 2016 Skyworks Solutions, Inc Electronic devices formed in a cavity between substrates and including a via
11050407, Dec 02 2016 Skyworks Solutions, Inc. Electronic devices formed in a cavity between substrates
11094661, Nov 16 2015 Kabushiki Kaisha Toyota Chuo Kenkyusho Bonded structure and method of manufacturing the same
11546998, Jul 31 2014 Skyworks Solutions, Inc. Multilayered transient liquid phase bonding
Patent Priority Assignee Title
2490548,
4551904, Feb 09 1982 TRW Inc. Opposed gate-source transistor
5113145, Mar 09 1990 Siemens Aktiengesellschaft Power amplifier for feeding an inductance with switched transistors
5152695, Oct 10 1991 AMP Incorporated Surface mount electrical connector
5166774, Oct 05 1990 Motorola, Inc. Selectively releasing conductive runner and substrate assembly having non-planar areas
5225633, Oct 04 1991 UNITED STATES OF AMERICA, THE, AS REPRESENTED BY THE SECRETARY OF THE AIR FORCE Bridge chip interconnect system
5234152, Jan 07 1992 Regents of the University of California Transient liquid phase ceramic bonding
5280139, Mar 01 1990 Motorola, Inc. Selectively releasing conductive runner and substrate assembly
5289967, Mar 07 1991 Rockwell International Corporation Synthesis of metal matrix composites by transient liquid consolidation
5372298, Jan 07 1992 Regents of the University of California, The Transient liquid phase ceramic bonding
5381944, Nov 04 1993 Lawrence Livermore National Security LLC Low temperature reactive bonding
5402926, Oct 01 1992 NGK Insulators, Ltd; Seiko Epson Corporation Brazing method using patterned metallic film having high wettability with respect to low-wettability brazing metal between components to be bonded together
5416429, May 23 1994 WINWAY TECHNOLOGY CO , LTD Probe assembly for testing integrated circuits
5432998, Jul 27 1993 International Business Machines, Corporation Method of solder bonding processor package
5542602, Dec 30 1994 International Business Machines Corporation Stabilization of conductive adhesive by metallurgical bonding
5613861, Jun 07 1995 Xerox Corporation Photolithographically patterned spring contact
5821827, Dec 18 1996 Endwave Corporation Coplanar oscillator circuit structures
5830289, Feb 01 1996 BOEING NORTH AMERICAN, INC Process for enhancing the bond strength of resistance welded joints between titanium alloy articles
5836075, Dec 31 1996 SIEMENS ENERGY, INC Process for forming combustion turbine components by transient liquid phase bonding
5847572, Oct 01 1996 UNITECHNO INC Partly replaceable device for testing a multi-contact integrated circuit chip package
5910341, Oct 31 1996 GLOBALFOUNDRIES Inc Method of controlling the spread of an adhesive on a circuitized organic substrate
5935430, Apr 30 1997 Agilent Technologies Inc Structure for capturing express transient liquid phase during diffusion bonding of planar devices
5997708, Apr 30 1997 Agilent Technologies Inc Multilayer integrated assembly having specialized intermediary substrate
6098871, Jul 22 1997 United Technologies Corporation Process for bonding metallic members using localized rapid heating
6199751, May 28 1998 GLOBALFOUNDRIES Inc Polymer with transient liquid phase bondable particles
6257481, May 06 1997 Cambridge University Technical Services Limited Metal bonding
6303992, Jul 06 1999 Visteon Global Technologies, Inc Interposer for mounting semiconductor dice on substrates
6330164, Nov 16 1993 FormFactor, Inc Interconnect assemblies and methods including ancillary electronic component connected in immediate proximity of semiconductor device
6444921, Feb 03 2000 Fujitsu Limited Reduced stress and zero stress interposers for integrated-circuit chips, multichip substrates, and the like
6529022, Dec 15 2000 TRANSPACIFIC MULTICAST, LLC Wafer testing interposer for a conventional package
6547124, Jun 14 2001 BAE Systems Information and Electronic Systems Integration Inc. Method for forming a micro column grid array (CGA)
6602053, Aug 02 2001 SIEMENS ENERGY, INC Cooling structure and method of manufacturing the same
6624484, Jul 31 2001 RPX Corporation IGFET and tuning circuit
6669489, Nov 16 1993 FormFactor, Inc. Interposer, socket and assembly for socketing an electronic component and method of making and using same
6790684, Aug 17 2000 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Wafer on wafer packaging and method of fabrication for full-wafer burn-in and testing
6836011, Sep 07 2001 Renesas Electronics Corporation Semiconductor chip mounting structure with movable connection electrodes
6845901, Aug 22 2002 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Apparatus and method for depositing and reflowing solder paste on a microelectronic workpiece
6864588, Jan 14 2003 Advanced Semiconductor Engineering Inc. MCM package with bridge connection
6937037, Nov 09 1995 Formfactor, et al. Probe card assembly for contacting a device with raised contact elements
6958531, Nov 14 2003 REGENTS OF THE UNIVERSITY OF MICHIGAN, THE Multi-substrate package and method for assembling same
6975518, Jun 29 2001 Intel Corporation Printed circuit board housing clamp
6992520, Jan 22 2002 Gate drive method and apparatus for reducing losses in the switching of MOSFETs
7002249, Nov 12 2002 Infineon Technologies Austria AG Microelectronic component with reduced parasitic inductance and method of fabricating
7049693, Aug 29 2001 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Electrical contact array for substrate assemblies
7120999, Aug 29 2001 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Methods of forming a contact array in situ on a substrate
7165712, Oct 23 2003 SIEMENS ENERGY, INC Transient liquid phase bonding to cold-worked surfaces
7245137, Nov 09 2000 FormFactor, Inc. Test head assembly having paired contact structures
7259625, Apr 05 2005 GLOBALFOUNDRIES U S INC High Q monolithic inductors for use in differential circuits
7279788, Aug 21 2001 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Device for establishing non-permanent electrical connection between an integrated circuit device lead element and a substrate
7297989, Aug 26 2002 NATIONAL INSTITUTE FOR MATERIALS SCINECE; Kyocera Corporation Diboride single crystal substrate, semiconductor device using this and its manufacturing method
7301358, Jul 16 2002 AEHR TEST SYSTEMS Contactor assembly for testing electrical circuits
7335931, Dec 17 2004 Raytheon Company Monolithic microwave integrated circuit compatible FET structure
7396236, Mar 16 2001 FormFactor, Inc Wafer level interposer
7451907, Aug 06 2004 GM Global Technology Operations LLC Roll bonding of bipolar plates
7495877, Mar 26 2006 Alpha & Omega Semiconductor, Ltd. Circuit configuration and method to reduce ringing in the semiconductor power switching circuits
7511521, Jul 16 2002 AEHR TEST SYSTEMS Assembly for electrically connecting a test component to a testing machine for testing electrical circuits on the test component
7527090, Jun 30 2003 Intel Corporation Heat dissipating device with preselected designed interface for thermal interface materials
7541681, May 04 2006 Infineon Technologies AG Interconnection structure, electronic component and method of manufacturing the same
7579848, Nov 27 2001 ADVANTEST SINGAPORE PTE LTD High density interconnect system for IC packages and interconnect assemblies
7583101, Jan 18 2007 FormFactor, Inc. Probing structure with fine pitch probes
7612456, Aug 11 2004 Taiwan Semiconductor Manufacturing Company, Ltd Electronic device, semiconductor device using same, and method for manufacturing semiconductor device
7628309, May 03 2005 Rosemount Aerospace Inc Transient liquid phase eutectic bonding
7659614, Jan 07 2005 CALLAHAN CELLULAR L L C High temperature, stable SiC device interconnects and packages having low thermal resistance
7867563, Nov 18 2008 Panasonic Corporation Component mounting method
8076696, Oct 30 2009 General Electric Company Power module assembly with reduced inductance
8168490, Dec 23 2008 INTERSIL AMERICAS LLC Co-packaging approach for power converters based on planar devices, structure and method
20020092895,
20020110008,
20030099097,
20030173499,
20040058470,
20040072456,
20040183207,
20040262742,
20050026351,
20050035347,
20050257877,
20060071056,
20060283921,
20070075422,
20070144841,
20070152026,
20070259539,
20070269997,
20080003777,
20080061808,
20080073665,
20080090429,
20080156475,
20080157799,
20080185713,
20080210971,
20080213612,
20080253098,
20090085191,
20090142707,
20090153165,
20090242121,
20100072555,
20100183896,
20110009979,
20110163445,
20110180777,
20110192024,
20110240717,
20120112201,
DE102009050426,
JP2004165186,
JP2007032465,
JP2007189154,
JP2007287927,
JP2010134082,
/////
Executed onAssignorAssigneeConveyanceFrameReelDoc
Apr 03 2012YOON, SANG WONTOYOTA MOTOR ENGINEERING & MANUFACTURING NORTH AMERICA, INCASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0280580303 pdf
Apr 04 2012SHIOZAKI, KOJITOYOTA MOTOR ENGINEERING & MANUFACTURING NORTH AMERICA, INCASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0280580303 pdf
Apr 17 2012Toyota Motor Engineering & Manufacturing North America, Inc.(assignment on the face of the patent)
Aug 20 2018TOYOTA MOTOR ENGINEERING & MANUFACTURING NORTH AMERICA, INCToyota Jidosha Kabushiki KaishaASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0467010846 pdf
Dec 24 2019Toyota Jidosha Kabushiki KaishaDenso CorporationASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0525120248 pdf
Date Maintenance Fee Events
Feb 23 2022M1551: Payment of Maintenance Fee, 4th Year, Large Entity.


Date Maintenance Schedule
Aug 28 20214 years fee payment window open
Feb 28 20226 months grace period start (w surcharge)
Aug 28 2022patent expiry (for year 4)
Aug 28 20242 years to revive unintentionally abandoned end. (for year 4)
Aug 28 20258 years fee payment window open
Feb 28 20266 months grace period start (w surcharge)
Aug 28 2026patent expiry (for year 8)
Aug 28 20282 years to revive unintentionally abandoned end. (for year 8)
Aug 28 202912 years fee payment window open
Feb 28 20306 months grace period start (w surcharge)
Aug 28 2030patent expiry (for year 12)
Aug 28 20322 years to revive unintentionally abandoned end. (for year 12)