A delta-sigma modulator may comprise a loop filter for integrating and outputting a difference between an input signal and an analog signal; a quantizer for quantizing and outputting a signal output from the loop filter; and a digital-to-analog converter (DAC) for outputting the analog signal by digital-to-analog converting a signal output from the quantizer. Also, the loop filter may comprise an operational amplifier; and a circuit including at least one capacitor, at least one resistor, and at least one switch which are connected to the operational amplifier. Also, signal transfer characteristics of the loop filter satisfy a third-order transfer function or a second-order transfer function by turning on or off the at least one switch.
|
1. A loop filter comprising:
an operational amplifier; and
a circuit including at least one capacitor, at least one resistor, and at least one switch which are connected to the operational amplifier,
wherein signal transfer characteristics of the loop filter satisfy a third-order transfer function or a second-order transfer function by turning on or off the at least one switch, and
wherein the circuit further includes:
a first inverting circuit for outputting an inverted signal by inverting an input signal of the loop filter; and
a second inverting circuit for outputting an inverted signal by inverting a signal output from an output end of the operational amplifier.
19. A terminal including a delta-sigma modulator, wherein the delta-sigma modulator includes a loop filter comprising an operational amplifier; and a circuit including at least one capacitor, at least one resistor, and at least one switch which are connected to the operational amplifier,
wherein signal transfer characteristics of the loop filter satisfy a third-order transfer function or a second-order transfer function by turning on or off the at least one switch, and
wherein the circuit includes:
a first inverting circuit for outputting an inverted signal by inverting an input signal of the loop filter; and
a second inverting circuit for outputting an inverted signal by inverting a signal output from an output end of the operational amplifier.
12. A delta-sigma modulator comprising:
a loop filter for integrating and outputting a difference between an input signal and an analog signal;
a quantizer for quantizing and outputting a signal output from the loop filter; and
a digital-to-analog converter (DAC) for outputting the analog signal by digital-to-analog converting a signal output from the quantizer,
wherein the loop filter comprises:
an operational amplifier; and
a circuit including at least one capacitor, at least one resistor, and at least one switch which are connected to the operational amplifier,
wherein signal transfer characteristics of the loop filter satisfy a third-order transfer function or a second-order transfer function by turning on or off the at least one switch, and
wherein the circuit includes:
a first inverting circuit for outputting an inverted signal by inverting the input signal; and
a second inverting circuit for outputting an inverted signal by inverting a signal output from an output end of the operational amplifier.
2. The loop filter according to
3. The loop filter according to
a first resistor having one end connected to a third node to which the input signal of the loop filter is applied and having another end connected to a first input end of the operational amplifier;
a second resistor, a fourth resistor, and a sixth resistor each having one end connected to a first node between a first capacitor and a second capacitor; and
a third resistor, a fifth resistor, and a seventh resistor each having one end connected to a second node between the second capacitor and a third capacitor.
4. The loop filter according to
wherein another end of each of the second resistor and the third resistor is connected to a ground, another end of the fourth resistor is connected to the output end of the operational amplifier, another end of the fifth resistor is connected to an output end of the second inverting circuit, another end of the sixth resistor is connected to an output end of the first inverting circuit, and another end of the seventh resistor is connected to the third node.
5. The loop filter according to
a first switch connected between the first node and the sixth resistor;
a second switch connected between the second node and the seventh resistor;
a third switch connected to the first node and the first input end of the operational amplifier and configured in parallel with the first capacitor; and
a fourth switch connected between the first node and the second resistor.
6. The loop filter according to
7. The loop filter according to
8. The loop filter according to
9. The loop filter according to
10. The loop filter according to
11. The loop filter according to
13. The delta-sigma modulator according to
14. The delta-sigma modulator according to
a first resistor having one end connected to a third node to which the input signal is applied and having another end connected to the first input end of the operational amplifier;
a second resistor, a fourth resistor, and a sixth resistor each having one end connected to a first node between a first capacitor and a second capacitor; and
a third resistor, a fifth resistor, and a seventh resistor each having one end connected to a second node between the second capacitor and a third capacitor.
15. The delta-sigma modulator according to
wherein each of other end of the second resistor and the third resistor is connected to a ground, another end of the fourth resistor is connected to the output end of the operational amplifier, another end of the fifth resistor is connected to an output end of the second inverting circuit, another end of the sixth resistor is connected to an output end of the first inverting circuit, and another end of the seventh resistor is connected to the third node.
16. The delta-sigma modulator according to
a first switch connected between the first node and the sixth resistor;
a second switch connected between the second node and the seventh resistor;
a third switch connected to the first node and the first input end of the operational amplifier and configured in parallel with the first capacitor; and
a fourth switch connected between the first node and the second resistor.
17. The delta-sigma modulator according to
18. The delta-sigma modulator according to
20. The terminal according to
|
This application claims priority to Korean Patent Application No. 10-2017-0009804 filed on Jan. 20, 2017 in the Korean Intellectual Property Office (KIPO), the entire contents of which are hereby incorporated by reference.
1. Technical Field
The present disclosure relates to a continuous delta-sigma modulator for supporting multi-mode, and more specifically, to a continuous delta-sigma modulator operating in multi-mode by using a loop filter capable of order conversion.
2. Related Art
The delta-sigma modulation scheme is an analog-to-digital or a digital-to-analog conversion scheme derived from a delta modulation scheme. It is used for wireless communication systems such as a 3GPP (third generation partnership project) long term evolution (LTE) system or a worldwide interoperability for microwave access (WiMax) system due to its anti-aliasing characteristics and high signal-to-noise (SNR) ratio.
The principle of delta-sigma modulation lies in predicting of a signal, deriving an error of the signal, and correcting the error using the cumulative error. According to this, when the cumulative error is finite, an average of an input signal and an average of an output signal may become equal. Meanwhile, a delta-sigma modulator used in a receiving end of a transmission and reception system is applied to various communication systems due to its noise shaping characteristics. However, such the modulator is generally limited in operation with only a single signal bandwidth and a single clock frequency due to design complexity and difficulty in maintaining stability.
For example, a global system for mobile communication (GSM) system that requires a high SNR in a narrow bandwidth and a universal mobile telecommunications system (UMTS) that requires a medium SNR in a wide bandwidth should use delta-sigma modulators having different structures and orders. Therefore, since different modulators should be implemented according to the system, the size and power consumption of the system increase.
Accordingly, embodiments of the present disclosure provide a loop filter capable of order conversion.
Also, embodiments of the present disclosure provide a delta-sigma modulator using the loop filter capable of order conversion.
In order to achieve the objective of the present disclosure, a loop filter may comprise an operational amplifier; and a circuit including at least one capacitor, at least one resistor, and at least one switch which are connected to the operational amplifier. Here, signal transfer characteristics of the loop filter may satisfy a third-order transfer function or a second-order transfer function by turning on or off the at least one switch.
The circuit may include a first capacitor, a second capacitor, and a third capacitor which are connected in series between a first input end of the operational amplifier and an output end of the operational amplifier.
The circuit may include a first resistor whose one end is connected to a third node to which an input signal of the loop filter is applied and whose the other end is connected to the first input end of the operational amplifier; a second resistor, a fourth resistor, and a sixth resistor whose one ends are connected to a first node between a first capacitor and a second capacitor; and a third resistor, a fifth resistor, and a seventh resistor whose one ends are connected to a second node between the second capacitor and a third capacitor.
The circuit may include a first inverting circuit for outputting an inverted signal by inverting the input signal; and a second inverting circuit for outputting an inverted signal by inverting a signal output from an output end of the operational amplifier. Also, the other ends of the second resistor and the third resistor are connected to a ground, the other end of the fourth resistor is connected to the output end of the operational amplifier, the other end of the fifth resistor is connected to an output end of the second inverting circuit, the other end of the sixth resistor is connected to an output end of the first inverting circuit, and the other end of the seventh resistor is connected to the third node.
The circuit may further include a first switch connected between the first node and the sixth resistor; a second switch connected between the second node and the seventh resistor; a third switch connected to the first node and the input end of the operational amplifier and configured in parallel with the first capacitor; and a fourth switch connected between the first node and the second resistor.
The circuit may satisfy the third-order transfer function by turning on the first switch, the second switch, and the fourth switch, and turning off the third switch.
The circuit may satisfy the second-order transfer function by turning off the first switch, the second switch, and the fourth switch, and turning on the third switch.
The seventh resistor may be a variable resistor, and a bandwidth variation due to control of the at least one switch may be adjusted by adjusting the seventh resistor.
At least one of the first resistor, the sixth resistor, and the seventh resistor may be a variable resistor, and a loop gain may be changed by adjusting the at least one of the first resistor, the sixth resistor, and the seventh resistor.
The fourth resistor and the fifth resistor may be variable resistors, and a resonance condition may be adjusted by adjusting the fourth resistor and the fifth resistor.
The resonance condition may be maintained even when controlling the at least one switch to satisfy the third-order transfer function or the second-order transfer function.
In order to achieve the objective of the present disclosure, a delta-sigma modulator may comprise a loop filter for integrating and outputting a difference between an input signal and an analog signal; a quantizer for quantizing and outputting a signal output from the loop filter; and a digital-to-analog converter (DAC) for outputting the analog signal by digital-to-analog converting a signal output from the quantizer. Also, the loop filter may comprise an operational amplifier; and a circuit including at least one capacitor, at least one resistor, and at least one switch which are connected to the operational amplifier. Here, signal transfer characteristics of the loop filter may satisfy a third-order transfer function or a second-order transfer function by turning on or off the at least one switch.
The circuit may include a first capacitor, a second capacitor, and a third capacitor which are connected in series between a first input end of the operational amplifier and an output end of the operational amplifier.
The circuit may include a first resistor whose one end is connected to a third node to which an input signal of the loop filter is applied and whose the other end is connected to the first input end of the operational amplifier; a second resistor, a fourth resistor, and a sixth resistor whose one ends are connected to a first node between a first capacitor and a second capacitor; and a third resistor, a fifth resistor, and a seventh resistor whose one ends are connected to a second node between the second capacitor and a third capacitor.
The circuit may include a first inverting circuit for outputting an inverted signal by inverting the input signal; and a second inverting circuit for outputting an inverted signal by inverting a signal output from an output end of the operational amplifier. Also, the other ends of the second resistor and the third resistor are connected to a ground, the other end of the fourth resistor is connected to the output end of the operational amplifier, the other end of the fifth resistor is connected to an output end of the second inverting circuit, the other end of the sixth resistor is connected to an output end of the first inverting circuit, and the other end of the seventh resistor is connected to the third node.
The circuit may further include a first switch connected between the first node and the sixth resistor; a second switch connected between the second node and the seventh resistor; a third switch connected to the first node and the input end of the operational amplifier and configured in parallel with the first capacitor; and a fourth switch connected between the first node and the second resistor.
The circuit may satisfy the third-order transfer function by turning on the first switch, the second switch, and the fourth switch, and turning off the third switch.
The circuit may satisfy the second-order transfer function by turning off the first switch, the second switch, and the fourth switch, and turning on the third switch.
In order to achieve the objective of the present disclosure, a terminal may include a delta-sigma modulator. Here, the delta-sigma modulator may include a loop filter comprising an operational amplifier; and a circuit including at least one capacitor, at least one resistor, and at least one switch which are connected to the operational amplifier, and signal transfer characteristics of the loop filter may satisfy a third-order transfer function or a second-order transfer function by turning on or off the at least one switch.
The circuit may include a first capacitor, a second capacitor, and a third capacitor which are connected in series between a first input end of the operational amplifier and an output end of the operational amplifier.
Using the loop filter or the delta-sigma modulator according to the present disclosure, multiple modes can be supported. Also, since the loop filter or the delta-sigma modulator is implemented by using a single operational amplifier, power consumption and size can be reduced. Also, since the order conversion is possible, stable output at a wide sampling frequency can be achieved. Also, it is made possible to freely adjust a resonance frequency, a loop gain, a sampling frequency, a signal to noise (SNR) ratio, and a signal bandwidth. In addition, even when the order is adjusted, the same resonance condition can be maintained, and the maximum SNR can be obtained without changing the passive elements. Also, the order can be changed by using a switch without changing the active elements.
Embodiments of the present disclosure will become more apparent by describing in detail embodiments of the present disclosure with reference to the accompanying drawings, in which:
Embodiments of the present disclosure are disclosed herein. However, specific structural and functional details disclosed herein are merely representative for purposes of describing embodiments of the present disclosure, however, embodiments of the present disclosure may be embodied in many alternate forms and should not be construed as limited to embodiments of the present disclosure set forth herein.
Accordingly, while the present disclosure is susceptible to various modifications and alternative forms, specific embodiments thereof are shown by way of example in the drawings and will herein be described in detail. It should be understood, however, that there is no intent to limit the present disclosure to the particular forms disclosed, but on the contrary, the present disclosure is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the present disclosure. Like numbers refer to like elements throughout the description of the figures.
It will be understood that, although the terms first, second, etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another. For example, a first element could be termed a second element, and, similarly, a second element could be termed a first element, without departing from the scope of the present disclosure. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items.
It will be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present. Other words used to describe the relationship between elements should be interpreted in a like fashion (i.e., “between” versus “directly between,” “adjacent” versus “directly adjacent,” etc.).
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the present disclosure. As used herein, the singular forms “a,” “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises,” “comprising,” “includes” and/or “including,” when used herein, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this present disclosure belongs. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
Hereinafter, embodiments of the present disclosure will be described in greater detail with reference to the accompanying drawings.
Referring to
Here, the adder 20 may transmit a signal u′ obtained by subtracting an output signal of the DAC 40 from an input signal u input from the outside to the loop filter 10. That is, an error between the input signal u and a signal obtained by digital-to-analog converting an output signal v may be transferred to the loop filter 10 so that the error is accumulated in the loop filter 10 and the error may be corrected thereby.
Here, the loop filter 10 may integrate the difference u′ between the input signal u and the analog signal converted from the output signal v, and output the integrated signal v′. Specifically, the difference u′ between the input signal u and the analog signal may be represented by the error, and the error may be accumulated through one or more integrators. Here, the loop filter 10 may include as many integrators as the order of the loop filter to be implemented. For example, if implemented as a second-order loop filter, the loop filter 10 may include two integrators, and if implemented as a third-order loop filter, the loop filter 10 may include three integrators. Here, the loop filter 10 may be implemented as a feed-back type, but may be implemented as a feed-forward type.
Here, the loop filter 10 has a conditionally stable characteristic because its state stability decreases as the order of the loop filter 10 increases. Therefore, the higher the order, the more stable the operation can be only through a combination of a specific sampling frequency Fs and a specific loop gain factor. Thus, in general, only a fixed signal bandwidth may be used to maintain the state stability.
The quantizer 30 may quantize the signal v′ output from the loop filter 10 according to a sampling frequency Fs and output the quantized signal. Here, the quantizer 30 may output the output signal v by comparing the signal v′ from the loop filter 10 with a reference value.
Here, the DAC 40 may output the analog signal through digital-to-analog conversion of the signal v output from the quantizer 30 and may be implemented as a 1-bit DAC. However, the DAC 40 may also be implemented as a multi-bit DAC, and may include a comparator. Meanwhile, a feedback by the DAC may be implemented in a non-return-to-zero (NRZ) form or in a return-to-zero (RZ) form.
Referring to
As shown in
In the cases of
However, for convenience of explanation, it is assumed that the DAC is implemented in the RZ form in which the ELD is not compensated.
Referring to
First, referring to
Here, a third-order loop filter 11 may be implemented including a first integrator 110, a second integrator 111, and a third integrator 112. Also, an output of the first integrator 110 may be feed-forwarded to have a coefficient C1, and added to an output of the second integrator 111. Also, an output of the second integrator 111 may be feed-forwarded to have a coefficient C2 and added to an output of the third integrator 112.
Here, an output of the loop filter 11 configured as a third-order loop filter may be fed back to have a coefficient d and subtracted from the output of the first integrator 110.
A transfer function (TF3) of the third-order loop filter 11 according to
Referring to Equation 1 above, the transfer function TF3 having three poles and two zeros may be derived.
Here, if one integrator is removed by adding two switches as shown in
Referring to
That is, a second-order loop filter 12 obtained by turning on the first switch to remove the first integrator 110 and turning off the second switch to remove the feed-forward loop is shown in
A transfer function (TF2) of the second-order loop filter according to
Referring to Equation 2 above, the transfer function TF2 having two poles and one zero may be derived.
As shown in
Referring to
Hereinafter, a mode switching method (or, order conversion method) between the second-order loop filter and the third-order loop filter will be described in further detail.
Referring to
In general, a third-order loop filter may be implemented using three operational amplifiers. However, if three operational amplifiers are used, the size and power consumption of the entire circuit are increased due to the operational amplifiers which are active elements. Therefore, it may be advantageous to configure the third-order loop filter by using a single operational amplifier for power consumption and circuit integration.
Referring to
Here, signal transfer characteristics of the loop filter may satisfy the third-order transfer function TF3 or the second-order transfer function T2 by controlling ON/OFF of at least one switch.
Specifically, the circuit may include a first capacitor C1, a second capacitor C2, and a third capacitor C3 which are connected in series between the first input end and an output terminal Vo of the operational amplifier 132.
Also, the circuit may include a first resistor R1 whose one end is connected to a third node VI to which the input signal of the loop filter is applied and whose the other end is connected to the first input end of the operational amplifier 132, a second resistor R2, a fourth resistor R4, and a sixth resistor R6 whose one ends are connected to a first node Vx between the first capacitor C1 and the second capacitor C2, a third resistor R3, a fifth resistor R5, and a seventh resistor R7 whose one ends are connected to a second node Vy between the second capacitor C2 and the third capacitor C3.
Also, the circuit may include a first inverting circuit 130 for inverting and outputting the input signal and a second inverting circuit 131 for inverting and outputting a signal output from the output terminal Vo of the operational amplifier 132. Here, the first inverting circuit 130 and the second inverting circuit 131 may provide a negative signal within the loop filter.
The other ends of the second resistor R2 and the third resistor R3 may be connected to a ground and the other end of the fourth resistor R4 may be connected to the output terminal Vo of the operational amplifier 132. The other end of the fifth resistor R5 may be connected to the output end of the second inverting circuit 131, and the other end of the sixth resistor R6 may be connected to the output end of the first inverting circuit 130. Also, the other end of the seventh resistor R7 may be connected to the third node VI.
Here, the circuit may further include a first switch S 1 connected between the first node Vx and the sixth resistor R6, a second switch S2 connected between the second node Vy and the seventh resistor R7, a third switch S3 configured in parallel with the first capacitor C1 as connected to the first node Vx and the input end of the operational amplifier 132, and a fourth switch S4 connected between the first node Vx and the second resistor R2.
Here, the circuit may satisfy the third-order transfer function by turning on the first switch S1, the second switch S2, and the fourth switch S4, and turning off the third switch S3.
Here, the circuit may satisfy the second-order transfer function by turning off the first switch S1, the second switch S2, and the fourth switch S4, and turning on the third switch S3.
Specifically, referring to
Also, when the third switch S3 is turned on, the influence of the first capacitor C1 may be removed. Also, when the fourth switch S4 is turned off, the second resistor R2 may be removed.
That is, referring to
First, in interpreting the third-order loop filter according to
Based on the relationship defined above, the transfer function (TF3, proposed) of the third-order loop filter according to
Also, a resonance condition of the third-order loop filter shown in
R4=3·R5 [Equation 4]
Meanwhile, the transfer function (TF2, proposed) of the second-order loop filter according to
Also, a resonance condition of the second-order loop filter shown in
R4=3·R5 [Equation 6]
Comparing the Equations 4 and 6, the fourth resistor R4 and the fifth resistor R5 are variable resistors, and the resonance condition may be controlled by varying the resistances of the fourth resistor R4 and the fifth resistor R5.
Also, it may be seen that the resonance condition may be maintained even if at least one switch is adjusted to satisfy the third-order transfer function or the second-order transfer function.
The resonance condition plays a role of adjusting positions of zeros in a noise transfer function (NTF), so that maintaining of resonance condition may mean that the delta-sigma modulator has a maximum SNR for a specific signal bandwidth.
Specifically, when the resonance condition is also changed during the order conversion of the loop filter, in order to obtain the maximum SNR, values of other passive elements should be readjusted, so that an increase in the total circuit size and power consumption may not be avoided. However, if the resonance condition is maintained, the maximum SNR may be achieved without readjusting the values of the passive elements.
Also, the signal bandwidth of the second-order loop filter and the third-order loop filter described above may be adjusted through the resonance frequency. The resonance frequency of the second-order loop filter and the third-order loop filter may be derived under a condition that the denominator of each transfer function becomes zero, and the resonance frequency ratio S of the second-order loop filter and the third-order loop filter may be derived as shown in Equation 7 below.
Referring to Equation 7, the numerator and denominator in the root of the resonance frequency ratio S may respectively correspond to a conductance of the third resistor R3 and the fifth resistor R5, and a conductance of the third resistor R3, the fifth resistor R5, and the seventh resistor R7 in
Accordingly, a difference in bandwidth may occur in the second-order loop filer in
Meanwhile, when the third-order loop filter is switched to the second-order loop filter, the stability condition is changed according to the order conversion, so that stability may be a problem. Usually, in order to maintain the stability of the delta-sigma modulator, the feedback coefficient of the DAC or values of the passive elements may be changed.
However, the loop filter capable of order conversion through the switching according to the present disclosure can adjust a loop gain to maintain stability. Specifically, since the second-order loop filter is relatively more stable than the third-order loop filter, if the stability of the third-order loop filter is satisfied first and then the loop gain of the second-order loop filter after the conversion is adjusted, the stability of the delta-sigma modulator can be maintained before and after the order conversion.
Specifically, a loop gain ratio (LGR) of the third-order loop filter of
Here, the numerator of the LGR may be the first-order term of the numerator of the transfer function of the second-order loop filter according to Equation 5, and the denominator of the LGR may be the second-order term of the numerator of the transfer function of the third-order loop filter according to Equation 3.
Therefore, in the loop filter according to an embodiment of the present disclosure, at least one of the first resistor R1, the sixth resistor R6, and the seventh resistor R7 is a variable resistor, and the loop gain can be changed by adjusting at least one of the first resistor R1, the sixth resistor R6, and the seventh resistor R7. Accordingly, even in case of the order conversion, it is made possible to maintain high stability.
Referring to
When the loop filter operates as the third-order loop filter, it may be seen that the SNR decreases sharply due to a low stability when the sampling frequency is below 6MHz. On the other hand, when the loop filter operates as the second-order loop filter, it may be seen that the SNR is measured relatively stable even when the sampling frequency is 6 MHz or less. Therefore, the delta-sigma modulator may be stably operated in a wide sampling frequency range by operating the loop filter as the second-order loop filter for a low sampling frequency range and operating the loop filter as the third-order loop filter for a high sampling frequency range.
The delta-sigma modulator including the loop filter capable of order conversion as described above may be applied to various fields. For example, in the GSM system which requires a high SNR for a narrow bandwidth, the loop filter may operate as a second-order loop filter on a narrow bandwidth and may achieve a high SNR by increasing the sampling frequency.
Meanwhile, in order to process a wide bandwidth signal, the loop filter may operate as a third loop filter. In particular, since the UMTS system requires a lower SNR than the GSM system, the requirement of the sampling frequency may be further alleviated by operating the loop filter as a third loop filter.
As described above, the delta-sigma modulator according to an embodiment of the present disclosure can be applied by flexibly converting the order of the loop filter to various systems requiring different bandwidths and SNRs.
Also, in case of a general delta-sigma modulator, the range of the stable sampling frequency is usually within two times. However, when the delta-sigma modulator including the loop filter capable of order conversion according to the present disclosure is used, if a high sampling frequency is required, a pulse having a high SNR in a wide bandwidth can be generated by operating the loop filter as a third loop filter. On the other hand, if a low sampling frequency is required, the loop filter can be operated as a second-order loop filter to generate a pulse with a low SNR in a narrow bandwidth. Here, in order to maintain the stability of the circuit when converting the order to the second-order loop filter, it is made possible to adjust the loop gain as described above.
In this manner, the delta-sigma modulator that operates stably even over a wide range of sampling frequencies can be implemented by dynamically performing the order conversion of the loop filter.
Meanwhile, the delta-sigma modulator according to an embodiment of the present disclosure can be mainly used at a receiving end of a communication system, and thus can be included in a communication terminal constituting the communication system.
Examples of the communication terminal may include a desktop computer, a laptop computer, a notebook, a smart phone, a tablet PC, a mobile phone, a smart watch, a smart glass, an e-book reader, a portable multimedia player (PMP), a portable game machine, a navigation device, a digital camera, a digital multimedia broadcasting (DMB) player, a digital audio recorder, a digital audio player, a digital video recorder, a digital video player, a PDA (Personal Digital Assistant), and the like.
The embodiments of the present disclosure may be implemented as program instructions executable by a variety of computers and recorded on a computer readable medium. The computer readable medium may include a program instruction, a data file, a data structure, or a combination thereof. The program instructions recorded on the computer readable medium may be designed and configured specifically for the present disclosure or can be publicly known and available to those who are skilled in the field of computer software.
Examples of the computer readable medium may include a hardware device such as ROM, RAM, and flash memory, which are specifically configured to store and execute the program instructions. Examples of the program instructions include machine codes made by, for example, a compiler, as well as high-level language codes executable by a computer, using an interpreter. The above exemplary hardware device can be configured to operate as at least one software module in order to perform the embodiments of the present disclosure, and vice versa.
While the embodiments of the present disclosure and their advantages have been described in detail, it should be understood that various changes, substitutions and alterations may be made herein without departing from the scope of the present disclosure.
Cho, Young Kyun, Park, Bong Hyuk
Patent | Priority | Assignee | Title |
10630311, | Oct 19 2018 | Realtek Semiconductor Corporation | Correction method and correction circuit for sigma-delta modulator |
Patent | Priority | Assignee | Title |
6087969, | Apr 27 1998 | NXP, B V F K A FREESCALE SEMICONDUCTOR, INC | Sigma-delta modulator and method for digitizing a signal |
6765517, | Jul 28 1999 | ST Wireless SA | Variable order sigma-delta modulator |
7525465, | Feb 19 2008 | Atmel Corporation | Reconfigurable and adaptive continuous time-sigma delta data converter |
8258990, | Apr 28 2008 | Panasonic Corporation | Integrator, resonator, and oversampling A/D converter |
8462030, | Apr 27 2004 | Texas Instruments Incorporated | Programmable loop filter for use with a sigma delta analog-to-digital converter and method of programming the same |
8519878, | Jun 27 2011 | AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED | Multi-mode analog-to-digital converter |
8711980, | Sep 10 2010 | INTEL IP CORPORATION | Receiver with feedback continuous-time delta-sigma modulator with current-mode input |
8937567, | Sep 07 2010 | PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO , LTD | Delta-sigma modulator, integrator, and wireless communication device |
9356618, | Feb 12 2014 | Electronics and Telecommunications Research Institute | Second order loop filter and multi-order delta sigma modulator including the same |
9484877, | Aug 25 2014 | MEDIATEK INC | Resonating device with single operational amplifier |
9496890, | Mar 09 2015 | Federal-Mogul Motorparts LLC | Loop filter for data converter in wireless communication system and method of implementing corresponding loop filter |
20140022102, | |||
20150229292, | |||
KR101559456, | |||
KR1020090072053, | |||
KR1020150084267, | |||
KR1020150094906, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Dec 27 2017 | CHO, YOUNG KYUN | Electronics and Telecommunications Research Institute | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 044602 | /0871 | |
Dec 27 2017 | PARK, BONG HYUK | Electronics and Telecommunications Research Institute | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 044602 | /0871 | |
Jan 11 2018 | Electronics and Telecommunications Research Institute | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Jan 11 2018 | BIG: Entity status set to Undiscounted (note the period is included in the code). |
Feb 01 2018 | SMAL: Entity status set to Small. |
Apr 18 2022 | REM: Maintenance Fee Reminder Mailed. |
Oct 03 2022 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
Aug 28 2021 | 4 years fee payment window open |
Feb 28 2022 | 6 months grace period start (w surcharge) |
Aug 28 2022 | patent expiry (for year 4) |
Aug 28 2024 | 2 years to revive unintentionally abandoned end. (for year 4) |
Aug 28 2025 | 8 years fee payment window open |
Feb 28 2026 | 6 months grace period start (w surcharge) |
Aug 28 2026 | patent expiry (for year 8) |
Aug 28 2028 | 2 years to revive unintentionally abandoned end. (for year 8) |
Aug 28 2029 | 12 years fee payment window open |
Feb 28 2030 | 6 months grace period start (w surcharge) |
Aug 28 2030 | patent expiry (for year 12) |
Aug 28 2032 | 2 years to revive unintentionally abandoned end. (for year 12) |