Embodiments of ripple generation devices for a constant on-time voltage regulator and methods for ripple generation for a constant on-time voltage regulator are described. In one embodiment, a ripple generation device for a constant on-time voltage regulator includes a ripple generator configured to generate a ripple signal, a detector operably connected to the ripple generator and configured to detect a difference between an amplitude of the ripple signal and at least one reference amplitude and a feedback controller operably connected to the ripple generator and the detector and configured to generate a control signal for controlling the amplitude of the ripple signal based on the detected difference. Other embodiments are also described.
|
20. A method for ripple generation for a constant on-time voltage regulator, the method comprising:
generating a ripple signal;
detecting a difference between an amplitude of the ripple signal and a first reference amplitude and a second reference amplitude; and
generating a control signal for controlling the amplitude of the ripple signal based on the detected difference;
wherein if the amplitude of the ripple signal is above the first reference amplitude, the control signal decreases the amplitude of the ripple signal, and if the amplitude of the ripple signal is below the second reference amplitude, the control signal increases the amplitude of the ripple signal.
1. A ripple generation device for a constant on-time voltage regulator, the ripple generation device comprising:
a ripple generator configured to generate a ripple signal;
a detector operably connected to the ripple generator and configured to detect a difference between an amplitude of the ripple signal and a first reference amplitude and a second reference amplitude; and
a feedback controller operably connected to the ripple generator and the detector and configured to generate a control signal for controlling the amplitude of the ripple signal based on the detected difference;
wherein if the amplitude of the ripple signal is above the first reference amplitude, the control signal decreases the amplitude of the ripple signal, and if the amplitude of the ripple signal is below the second reference amplitude, the control signal increases the amplitude of the ripple signal.
18. A constant on-time voltage regulator, the constant on-time voltage regulator comprises:
a power stage configured to convert an input direct current (dc) voltage into an output dc voltage;
a driver device configured to drive the power stage;
a timer configured to generate a constant on-time for the drive device;
a ripple generation device configured to generate a ripple signal, wherein the ripple generation device comprising:
a ripple generator configured to generate the ripple signal;
a detector operably connected to the ripple generator and configured to detect a difference between an amplitude of the ripple signal and at least one reference amplitude; and
a feedback controller operably connected to the ripple generator and the detector and configured to generate a control signal for controlling the amplitude of the ripple signal based on the detected difference; and
a comparator configured to perform voltage comparison in response to the ripple signal to generate an output to the timer.
2. The ripple generation device of
wherein the ripple generator comprises an adjustable current source.
3. The ripple generation device of
wherein the feedback controller is further configured to control a current value of the adjustable current source based on the detected difference.
4. The ripple generation device of
wherein the ripple generator comprises an adjustable capacitor.
5. The ripple generation device of
wherein the feedback controller is further configured to control a capacitance of the adjustable capacitor based on the detected difference.
6. The ripple generation device of
wherein the ripple generator comprises an adjustable amplifier.
7. The ripple generation device of
wherein the feedback controller is further configured to control a gain of the adjustable amplifier based on the detected difference.
8. The ripple generation device of
wherein the ripple generator comprises a Continuous Conduction Mode (CCM) ripple generator.
9. The ripple generation device of
wherein the ripple generator comprises a Discontinuous Conduction Mode (DCM) ripple generator.
11. The ripple generation device of
wherein the feedback controller is configured to generate the control signal for controlling the amplitude of the ripple signal to be constant.
12. The ripple generation device of
a plurality of voltage sources;
a plurality of comparators operably connected to the voltage sources and to the feedback controller;
an XOR gate operably connected to the comparators; and
an AND gate operably connected to the XOR gate and the feedback controller.
13. The ripple generation device of
a first voltage source operably connected to a bias voltage;
a second voltage source operably connected to a first comparator of the comparators and to the first voltage source; and
a third voltage source operably connected to a second comparator of the comparators and to the first voltage source.
14. The ripple generation device of
wherein the first voltage source has an adjustable voltage.
15. The ripple generation device of
wherein an output of the first comparator is operably connected to a first input of the XOR gate and to a control terminal of the feedback controller.
16. The ripple generation device of
wherein an output of the second comparator is operably connected to a second input of the XOR gate.
17. The ripple generation device of
wherein a clock signal is applied to an input of the AND gate, and wherein an output of the AND gate is operably connected a clock terminal of the feedback controller.
19. The constant on-time voltage regulator of
wherein the ripple generator comprises at least one of an adjustable current source, an adjustable capacitor and an adjustable amplifier, and
wherein the feedback controller is further configured to control at least one of a current value of the adjustable current source, a capacitance of the adjustable capacitor and a gain of the adjustable amplifier based on the detected difference.
|
A DC-DC converter converts a direct current (DC) power source from one voltage level to another. A DC-DC converter may be, for example, a Buck DC-DC converter in which the input voltage is higher than the output voltage, a Boost DC-DC converter in which the input voltage is lower than the output voltage, or a Buck-Boost DC-DC converter in which the input voltage is higher or lower than the output voltage.
In a constant on-time voltage regulator, such as a Buck DC-DC converter, a Boost DC-DC converter, or a Buck-Boost DC-DC converter, a part of the output current of the DC-DC converter can be fed back to form a regulation loop. However, a propagation delay within the constant on-time voltage regulator can negatively impact the stability of the regulation loop of the constant on-time based DC-DC converter. For example, when the input voltage and the output voltage of the constant on-time voltage regulator are close to each other, the propagation delay within the constant on-time voltage regulator can cause sub-harmonic oscillation, which decreases the stability of the regulation loop of the constant on-time voltage regulator.
Embodiments of ripple generation devices for a constant on-time voltage regulator and methods for ripple generation for a constant on-time voltage regulator are described. In an embodiment, a ripple generation device for a constant on-time voltage regulator includes a ripple generator configured to generate a ripple signal, a detector operably connected to the ripple generator and configured to detect a difference between an amplitude of the ripple signal and at least one reference amplitude and a feedback controller operably connected to the ripple generator and the detector and configured to generate a control signal for controlling the amplitude of the ripple signal based on the detected difference. Other embodiments are also described.
In an embodiment, the ripple generator includes an adjustable current source.
In an embodiment, the feedback controller is further configured to control a current value of the adjustable current source based on the detected difference.
In an embodiment, the ripple generator includes an adjustable capacitor.
In an embodiment, the feedback controller is further configured to control a capacitance of the adjustable capacitor based on the detected difference.
In an embodiment, the ripple generator includes an adjustable amplifier.
In an embodiment, the feedback controller is further configured to control a gain of the adjustable amplifier based on the detected difference.
In an embodiment, the ripple generator includes a Continuous Conduction Mode (CCM) ripple generator.
In an embodiment, the ripple generator includes a Discontinuous Conduction Mode (DCM) ripple generator.
In an embodiment, the feedback controller includes a counter.
In an embodiment, the feedback controller is configured to generate the control signal for controlling the amplitude of the ripple signal to be constant.
In an embodiment, the detector includes a plurality of voltage sources, a plurality of comparators operably connected to the voltage sources and to the feedback controller, an XOR gate operably connected to the comparators, and an AND gate operably connected to the XOR gate and the feedback controller.
In an embodiment, the voltage sources includes a first voltage source operably connected to a bias voltage, a second voltage source operably connected to a first comparator of the comparators and to the first voltage source, and a third voltage source operably connected to a second comparator of the comparators and to the first voltage source.
In an embodiment, the first voltage source has an adjustable voltage.
In an embodiment, an output of the first comparator is operably connected to a first input of the XOR gate and to a control terminal of the feedback controller.
In an embodiment, an output of the second comparator is operably connected to a second input of the XOR gate.
In an embodiment, a clock signal is applied to an input of the AND gate, and wherein an output of the AND gate is operably connected a clock terminal of the feedback controller.
In an embodiment, a constant on-time voltage regulator includes a power stage configured to convert an input direct current (DC) voltage into an output DC voltage, a driver device configured to drive the power stage, a timer configured to generate a constant on-time for the drive device, a ripple generation device configured to generate a ripple signal, and a comparator configured to perform voltage comparison in response to the ripple signal to generate an output to the timer. The ripple generation device includes a ripple generator configured to generate the ripple signal, a detector operably connected to the ripple generator and configured to detect a difference between an amplitude of the ripple signal and at least one reference amplitude and a feedback controller operably connected to the ripple generator and the detector and configured to generate a control signal for controlling the amplitude of the ripple signal based on the detected difference.
In an embodiment, the ripple generator includes at least one of an adjustable current source, an adjustable capacitor and an adjustable amplifier, and wherein the feedback controller is further configured to control at least one of a current value of the adjustable current source, a capacitance of the adjustable capacitor and a gain of the adjustable amplifier based on the detected difference.
In an embodiment, a method for ripple generation for a constant on-time voltage regulator involves generating a ripple signal, detecting a difference between an amplitude of the ripple signal and at least one reference amplitude and generating a control signal for controlling the amplitude of the ripple signal based on the detected difference.
Other aspects and advantages of embodiments of the present invention will become apparent from the following detailed description, taken in conjunction with the accompanying drawings, depicted by way of example of the principles of the invention.
Throughout the description, similar reference numbers may be used to identify similar elements.
It will be readily understood that the components of the embodiments as generally described herein and illustrated in the appended figures could be arranged and designed in a wide variety of different configurations. Thus, the following detailed description of various embodiments, as represented in the figures, is not intended to limit the scope of the present disclosure, but is merely representative of various embodiments. While the various aspects of the embodiments are presented in drawings, the drawings are not necessarily drawn to scale unless specifically indicated.
The described embodiments are to be considered in all respects only as illustrative and not restrictive. The scope of the invention is, therefore, indicated by the appended claims rather than by this detailed description. All changes which come within the meaning and range of equivalency of the claims are to be embraced within their scope.
Reference throughout this specification to features, advantages, or similar language does not imply that all of the features and advantages that may be realized with the present invention should be or are in any single embodiment. Rather, language referring to the features and advantages is understood to mean that a specific feature, advantage, or characteristic described in connection with an embodiment is included in at least one embodiment. Thus, discussions of the features and advantages, and similar language, throughout this specification may, but do not necessarily, refer to the same embodiment.
Furthermore, the described features, advantages, and characteristics of the invention may be combined in any suitable manner in one or more embodiments. One skilled in the relevant art will recognize, in light of the description herein, that the invention can be practiced without one or more of the specific features or advantages of a particular embodiment. In other instances, additional features and advantages may be recognized in certain embodiments that may not be present in all embodiments of the invention.
Reference throughout this specification to “one embodiment,” “an embodiment,” or similar language means that a particular feature, structure, or characteristic described in connection with the indicated embodiment is included in at least one embodiment. Thus, the phrases “in one embodiment,” “in an embodiment,” and similar language throughout this specification may, but do not necessarily, all refer to the same embodiment.
The ripple generation device 100 depicted in
The ripple generator 102 of the ripple generation device 100 is configured to generate a ripple signal. In some embodiments, the ripple signal is a voltage signal having a triangular waveform or other suitable waveform. In some embodiments, the ripple signal is added or subtracted from another signal, which may be a DC signal (e.g., an output voltage, VOUT, of a voltage regulator in which the ripple generation device 100 is included or another DC signal). The ripple generator may be implemented using one or more analog circuits and/or one or more digital circuits.
The detector 104 of the ripple generation device 100 is operably connected to the ripple generator 102 and is configured to detect a difference between an amplitude of the ripple signal and at least one reference amplitude. In some embodiments, the detector is implemented using one or more analog circuits and/or one or more digital circuits.
The feedback controller 106 of the ripple generation device 100 is operably connected to the ripple generator 102 and the detector 104 and is configured to generate a control signal for controlling the amplitude of the ripple signal based on the detected difference. The feedback controller is implemented using one or more analog circuits and/or one or more digital circuits. In some embodiments, the feedback controller is implemented using a processor such as a microcontroller or a central processing unit (CPU).
The ripple generator 202 of the ripple generation device 200 is configured to generate a ripple signal. In the embodiment depicted in
The detector 204 of the ripple generation device 200 is operably connected to the ripple generator 202 and is configured to detect a difference between an amplitude of the ripple signal and at least one reference amplitude. In the embodiment depicted in
The up/down counter 206 of the ripple generation device 200 is operably connected to the ripple generator 202 and the detector 204 and is configured to generate a control signal for controlling the amplitude of the ripple signal based on the detected difference. In the embodiment depicted in
In an exemplary operation of the ripple generation device 200, when a ripple signal from the ripple generator reaches its peak value, the detector 204 compares the peak value with two reference voltages, vbias+Vamp+Vwp, and, vbias+Vamp−Vwn. If the peak value of the ripple signal is larger than vbias+Vamp+Vwp, the output signal, “cmp_p,” of the second comparator 240, is at logic high (e.g., logic 1) while the output signal, cmp_n, of the first comparator 238 is at logic low (e.g., logic 0). Consequently, the output signal, “cmp_xor,” of the XOR gate 242 is at logic high (e.g., logic 1). Because the output signal, cmp_xor, of the XOR gate is at logic high, the output signal of the AND gate 244 is the clock signal, clk, which is then input into the clock terminal 246 of the up/down counter 206. Because the output signal, cmp_n, of the first comparator is at logic low, the counter value of the up/down counter decreases and the up/down counter instructs the ripple generator to reduce the ripple amplitude. If the peak value of the ripple signal is smaller than vbias+Vamp−Vwn, the output signal, cmp_n, of the first comparator 238 is at high while the output signal, cmp_p, of the second comparator 240 is at logic low. Consequently, the output signal, cmp_xor, of the XOR gate 242 is at logic high (e.g., logic 1). Because the output signal, cmp_xor, of the XOR gate is at logic high, the output signal of the AND gate 244 is the clock signal, clk, which is then input into the clock terminal 246 of the up/down counter 206. Because the output signal, cmp_n, of the first comparator is at logic low, the counter value of the up/down counter increases and the up/down counter instructs the ripple generator to increase the ripple amplitude. If the peak value of the ripple signal is between vbias+Vamp−Vwn and vbias+Vamp+Vwp, the output signal, cmp_p, of the second comparator 240 is at logic low while the output signal, cmp_n, of the first comparator 238 is also at logic low. Consequently, the output signal, cmp_xor, of the XOR gate 242 is at logic low. Because the output signal, cmp_xor, of the XOR gate is at logic low, the output signal of the AND gate 244 is at logic low, which is then input into the clock terminal 246 of the up/down counter 206. Consequently, the up/down counter keeps its output counter value not changed and the ripple generator maintains the ripple signal amplitude. Because the valley value of the ripple signal is vbias, the amplitude of the ripple signal (delta between peak and valley) can be regulated to the value between Vamp−Vwn and Vamp+Vwp.
In some embodiments, the ripple generation device 200 of
In the embodiment depicted in
In an exemplary operation of the ripple generation device 300, the detector 204 compares the ripple voltage signal, Vripple, with two reference voltages, vbias+Vamp+Vwp, and, vbias+Vamp−Vwn. Depending on the relationships between the ripple voltage signal, Vripple, with the two reference voltages, vbias+Vamp+Vwp, and, vbias+Vamp−Vwn, the outputs of the first and second comparators 238, 240, the XOR gate 242 and the AND gate 244 are set and the up/down counter 206 is controlled, similarly or identical to the operation of the ripple generation device 200 described with reference to
In the embodiment depicted in
In an exemplary operation of the ripple generation device 500, the detector 204 compares the ripple voltage signal, Vripple, with two reference voltages, vbias+Vamp+Vwp, and, vbias+Vamp−Vwn. Depending on the relationships between the ripple voltage signal, Vripple, with the two reference voltages, vbias+Vamp+Vwp, and, vbias+Vamp−Vwn, the outputs of the first and second comparators 238, 240, the XOR gate 242 and the AND gate 244 are set and the up/down counter 206 is controlled, similarly or identical to the operation of the ripple generation device 200 described with reference to
In some embodiments, the ripple generation device 200 of
In the embodiment depicted in
In an exemplary operation of the ripple generation device 600, the detector 604 compares the ripple voltage signal, Vripple, with two reference voltages, vbias+Vamp+Vwp, and, vbias+Vamp−Vwn. Depending on the relationships between the ripple voltage signal, Vripple, with the two reference voltages, vbias+Vamp+Vwp, and, vbias+Vamp−Vwn, the outputs of the first and second comparators 238, 240, the XOR gate 242 and the AND gate 244 are set and the up/down counter 206 is controlled, similarly or identical to the operation of the ripple generation device 200 described with reference to
In some embodiments, the ripple generation device 200 of
In the embodiment depicted in
In the embodiment depicted in
Although the operations of the method herein are shown and described in a particular order, the order of the operations of the method may be altered so that certain operations may be performed in an inverse order or so that certain operations may be performed, at least in part, concurrently with other operations. In another embodiment, instructions or sub-operations of distinct operations may be implemented in an intermittent and/or alternating manner.
In addition, although specific embodiments of the invention that have been described or depicted include several components described or depicted herein, other embodiments of the invention may include fewer or more components to implement less or more features.
Furthermore, although specific embodiments of the invention have been described and depicted, the invention is not to be limited to the specific forms or arrangements of parts so described and depicted. The scope of the invention is to be defined by the claims appended hereto and their equivalents.
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
7019504, | Jul 08 2003 | California Micro Devices Corporation; Analog Devices, Inc | Constant ON-time controller for a buck converter |
7482791, | Sep 11 2006 | Microchip Technology Incorporated | Constant on-time regulator with internal ripple generation and improved output voltage accuracy |
9343962, | Mar 14 2013 | Texas Instruments Incorporated | Power regulator system with adaptive ramp signal generator |
9653992, | Apr 23 2014 | Chengdu Monolithic Power Systems Co., Ltd. | Constant on-time switching converter with adaptive ramp compensation and control method thereof |
20020125872, | |||
20080088284, | |||
20110148481, | |||
20120299553, | |||
20120319789, | |||
20130015830, | |||
20130063105, | |||
20130063107, | |||
20140043562, | |||
20150145490, | |||
20160294331, | |||
EP3079249, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Dec 17 2017 | SHAO, BIN | NXP USA, INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 049182 | /0220 | |
Dec 21 2017 | NXP USA, INC. | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Dec 21 2017 | BIG: Entity status set to Undiscounted (note the period is included in the code). |
Dec 19 2022 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Date | Maintenance Schedule |
Sep 10 2022 | 4 years fee payment window open |
Mar 10 2023 | 6 months grace period start (w surcharge) |
Sep 10 2023 | patent expiry (for year 4) |
Sep 10 2025 | 2 years to revive unintentionally abandoned end. (for year 4) |
Sep 10 2026 | 8 years fee payment window open |
Mar 10 2027 | 6 months grace period start (w surcharge) |
Sep 10 2027 | patent expiry (for year 8) |
Sep 10 2029 | 2 years to revive unintentionally abandoned end. (for year 8) |
Sep 10 2030 | 12 years fee payment window open |
Mar 10 2031 | 6 months grace period start (w surcharge) |
Sep 10 2031 | patent expiry (for year 12) |
Sep 10 2033 | 2 years to revive unintentionally abandoned end. (for year 12) |