Methods and devices are disclosed, such as those involving memory cell devices with improved charge retention characteristics. In one or more embodiments, a memory cell is provided having an active area defined by sidewalls of neighboring trenches. A layer of dielectric material is blanket deposited over the memory cell, and etched to form spacers on sidewalls of the active area. dielectric material is formed over the active area, a charge trapping structure is formed over the dielectric material over the active area, and a control gate is formed over the charge trapping structure. In some embodiments, the charge trapping structure includes nanodots. In some embodiments, the width of the spacers is between about 130% and about 170% of the thickness of the dielectric material separating the charge trapping material and an upper surface of the active area.
|
1. A memory device, comprising:
a semiconductor material;
an oxide material on an uppermost surface of the semiconductor material;
a recess extending through the oxide material and partially through the semiconductor material, the recess bounded by a pair of spacers that are separated from each other by a space within the recess, wherein the spacers comprise a dielectric material that contacts sidewalls of the oxide material and the semiconductor material along sidewalls of the recess;
a first dielectric material within the recess and contacting the semiconductor material along a bottom of the recess, the first dielectric material having an upper surface elevationally below the uppermost surface of the semiconductor material;
a charge trapping structure over the upper surface of the first dielectric material and extending laterally outward from the recess over the oxide material;
a second dielectric material on the charge trapping structure; and
a conductor material on the second dielectric material and extending within the recess.
13. A memory device, comprising:
a semiconductor material;
an oxide material over an uppermost surface of the semiconductor material;
an opening extending through the oxide material and partially through the semiconductor material;
a first dielectric material within the opening on the semiconductor material, the first dielectric material having an upper surface;
a charge trapping structure on the first dielectric material;
a second dielectric material on the charge trapping material; and
a pair of spacers within the opening, the pair of spacers being in direct contact with sidewalls of the oxide material and sidewalls of the semiconductor material and being separated from each other by a gap having a base corresponding to a portion of the upper surface of the first dielectric material between the spacers, the charge trapping structure and the second dielectric material extending within the opening and across the base and extending laterally outward from the opening over the oxide material;
a conductor material on the second dielectric material.
2. The memory device of
4. The memory device of
5. The memory device of
8. The memory device of
9. The memory device of
11. The memory device of
12. The memory device of
|
This application is a continuation of U.S. application Ser. No. 13/276,600, filed Oct. 19, 2011, which is a divisional of U.S. application Ser. No. 12/757,869, filed Apr. 9, 2010, issued as U.S. Pat. No. 8,058,140, Nov. 15, 2011, which is a divisional of U.S. application Ser. No. 11/847,183, filed Aug. 29, 2007, titled “Thickened Sidewall Dielectric For Memory Cell,” issued as U.S. Pat. No. 7,705,389, Apr. 27, 2010, the entire disclosures of which are hereby incorporated herein by reference.
Field of the Invention
Embodiments of the invention relate to memory devices, and more particularly to memory devices with memory cells having sidewall dielectrics.
Description of the Related Art
A wide variety of computer memory devices are now available. One type of memory device that has become popular is flash memory. Flash memory devices advantageously are nonvolatile and do not require capacitors as storage devices. Because fewer components are required in flash memories, a higher density of cells may be formed.
A flash memory cell typically includes a charge trapping structure (sometimes also referred to as a charge retention structure, a charge storage structure, or a storage area, for example) and a control gate. The control gate is configured to selectively inject and remove the charge in the charge trapping structure. The control gate is usually positioned adjacent to the charge trapping structure but separated from the charge trapping structure by a dielectric. When a voltage is applied to the control gate, charge may tunnel through the dielectric and be stored in the charge trapping structure. The state of charge stored in the charge trapping structure is indicative of the logical state of the flash memory cell.
There is a continual demand to produce flash memories with memory cells that are smaller in size to allow for higher memory capacities. However, as the dimensions of the flash memory cells decrease, new problems are introduced and old problems are exacerbated. For example, poor charge trapping characteristics may cause a flash memory cell to indicate an incorrect logical state. Thus, there is a need for flash memories and methods of forming those memories that have, for example, good reliability in indicating a desired logic state.
The appended drawings are schematic, not necessarily drawn to scale, and are meant to illustrate and not to limit embodiments of the invention:
As noted above, a flash memory cell works by using a control gate to inject and remove charge within the memory cell. The state of charge stored in the device defines the logical state of the memory cell. Thus, typical flash memory cells have the ability to retain a charge and to remove that charge, as desired, to allow that cell to be written to, thereby allowing accurate reading of the information stored on that cell. It will be appreciated that the logical state of a memory cell may be read incorrectly if a memory cell retains a charge even after a write operation is performed to remove that charge.
It has been found that undesired charge retention may be problematic in memory cells having charge trapping structures at the sides of active areas. The active area of a memory cell may be provided, for example, adjacent a charge trapping structure with the path of charge carriers through the active area determined by the presence or absence of change in the charge trapping structure. Charge from the active areas may leak into the charge trapping structures. This charge may be difficult to remove. Without being limited by theory, the location of the control gate over the active area and the distance of the control gate from charge trapping structures at the sides of the active areas can make removal of charge from those charge trapping structures difficult. Charge trapping structures can include a single continuous layer of material for storing charge or discontinuous regions of material which form a plurality of discrete charge trapping sites, such as nanodots. In memory cells having discrete charge trapping sites, which require the active removal of charge from each discrete charge retention site, problems with undesired charge retention may be exacerbated. As a result, it may be difficult to remove charge from charge retention sites spaced away from a control gate. As memory devices become smaller, dielectric layers between active areas and charge trapping structures may become thinner, potentially resulting in greater leakage. Further, because the charge trapping structures are correspondingly smaller, defects that would have resulted in an acceptable amount of leakage in a larger scale device may be unacceptable for newer generation memory devices.
Embodiments described herein provide systems and methods of forming memory cell devices with improved charge retention characteristics. In one or more embodiments, a memory cell is provided having an active area defined by sidewalls of neighboring trenches, wherein trenches are volumes defined by sidewalls and a floor formed of one or more materials different from the material occupying the volume. It will be appreciated that trenches may be “empty” and not occupied by any solid phase material. Dielectric material is blanket deposited over the memory cell, and etched to form spacers on sidewalls of the active area. A dielectric is formed over the active area, and a charge trapping layer is formed over the dielectric material and at the sides of the spacers. In some embodiments, charge trapping structures include a charge trapping layer which can include embedded discrete charge trapping sites, such as nanodots. Advantageously, the spacers may form a thicker dielectric structure at the sidewalls of the active area than the dielectric material directly overlying the active area. In one or more embodiments of the invention, the spacers are believed to advantageously prevent charge leakage from the active area into the charge trapping layer at the sides of the active area, thereby preventing undesired charge retention in parts of the charge trapping layer at the sides of the active area.
Reference will now be made to the figures, in which like numerals refer to like parts throughout.
Referring to
Following step 22, in step 24, the trenches 122 are planarized, and in step 26, the trenches 122 are recessed.
Accordingly, the filler 124 can be recessed in the trenches 122, such as in order to mitigate or eliminate this pinching effect. The recessing step 26 may be carried out by selectively etching the filler 124 with respect to the other materials of the memory cell, such as the polysilicon layer 112 and the substrate 100. In some embodiments, the trenches 122 may be recessed from an upper surface of the active area 120 by between about 20 Å and about 300 Å, and between about 50 Å and about 150 Å in some embodiments.
Following step 26, in step 34, a spacer material 130 is deposited on the substrate 100.
With continued reference to
With continued reference to
Because the thickness of the finally formed dielectric material 140 may be less than the combined thicknesses of the oxide layer 110 and the polysilicon layer 112, the spacers 132 may need to be slightly recessed so that they do not protrude above the top surface of the dielectric material 140. However, a separate step may not need to be undertaken to recess the spacers 132, because, in some embodiments, recessing may be accomplished incidentally during the removal steps 40 and 42.
The spacers 132 may have a thickness that is substantially greater than the thickness of dielectric material 140, such that it is more difficult for electrons to pass through the spacers 132 than through the dielectric material 140. In this way, in the fully formed device, electrons may tunnel through the dielectric material 140 at the upper surface of the active area 120, but the spacers 132 prevent charge from leaking out of the sidewalls 121 of the active area 120. In some embodiments, the width of the spacers 132 is greater than about 110% of the thickness of the dielectric material 140, and may be between about 110% and about 200% of the thickness of the dielectric material 140, more particularly between about 130% and about 170%.
In one or more embodiments, the spacers 132 have an “effective thickness” that is substantially greater than the effective thickness of the dielectric material 140. Effective thickness, sometimes referred to as Effective Oxide thickness or EOT, takes account of the physical thickness of a dielectric material as well as its electrical insulating properties. Effective thickness is generally calculated relative to SiO2 by using the dielectric constant of the material in question. For example, relative to SiO2, in which E=3.9, the value for SiN is E=7. Accordingly, a layer of SiN that is 50 Å in thickness has an EOT=27.9. In some embodiments, the spacers 132 can have a dielectric constant that is greater than the dielectric material 140. Accordingly, in such embodiments, the spacers 132 may have a thickness that is less than the thickness of the dielectric material 140, and yet the spacers 132 may still have an effective thickness that is greater than the effective thickness of the dielectric material 140.
With continued reference to
With continued reference to
In accordance with the embodiments described above, a method is provided. Such a method might include, for example, blanket depositing a layer of dielectric material over a semiconductor material, wherein the semiconductor material comprises an active area. The method can further include etching the layer of dielectric material to form a dielectric spacer adjacent a sidewall of the active area. The method can further include providing charge trapping material over a dielectric material provided over the active area.
In other embodiments, a method is provided. The method can include exposing a sidewall of a semiconductor material. The method can further include providing a spacer material on the sidewall. The method can further include providing a charge trapping material over a dielectric material provided over the semiconductor material, wherein a thickness of the dielectric material between the charge trapping material and an upper surface of the semiconductor material is less than a width of the spacer material on the sidewall.
In other embodiments, a memory device is provided. One such memory device includes an active area of a semiconductor. The device can further include a charge trapping material separated from the active area by dielectric material, wherein the dielectric material is configured such that electrons may tunnel through the dielectric material between an upper surface of the active area and the charge trapping material during operation of the memory device and electrons are substantially prevented from tunneling through the dielectric material between the charge trapping material and a sidewall of the active area during operation of the memory device.
It will be appreciated by those skilled in the art that various other omissions, additions, and modifications may be made to the methods and structures described above without departing from the scope of the invention. All such changes are intended to fall within the scope of the invention, as defined by the appended claims.
Ramaswamy, Durai Vishak Nirmal, Graettinger, Thomas M., Weimer, Ronald A., Min, Kyu S.
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
5714766, | Sep 29 1995 | GLOBALFOUNDRIES Inc | Nano-structure memory device |
5932910, | Oct 20 1997 | United Microelectronics Corp | Flash memory cell structure having electrically isolated stacked gate |
6054350, | Dec 12 1997 | Promos Technologies Inc | EPROM cell having a gate structure with sidewall spacers of differential composition |
6153472, | Dec 24 1998 | United Microelectronics Corp | Method for fabricating a flash memory |
6576558, | Oct 02 2002 | Taiwan Semiconductor Manufacturing Company | High aspect ratio shallow trench using silicon implanted oxide |
6639269, | Feb 27 1998 | Qimonda AG | Electrically programmable memory cell configuration and method for fabricating it |
6649489, | Feb 13 2003 | Taiwan Semiconductor Manufacturing Company | Poly etching solution to improve silicon trench for low STI profile |
6649968, | Mar 01 1999 | Round Rock Research, LLC | Flash memory cells |
6677639, | Jul 21 2001 | Samsung Electronics Co., Ltd. | Non-volatile memory device and method for fabricating the same |
6686243, | Jan 28 2002 | Winbond Electronics Corporation | Fabrication method for flash memory |
6720611, | Jan 28 2002 | Winbond Electronics Corporation | Fabrication method for flash memory |
6869849, | Oct 25 2000 | Renesas Electronics Corporation | Semiconductor device and its manufacturing method |
7005700, | Jan 06 2004 | SNU R&DB Foundation | Double-gate flash memory device |
7087950, | Apr 30 2004 | Polaris Innovations Limited | Flash memory cell, flash memory device and manufacturing method thereof |
7462904, | Oct 08 2004 | SAMSUNG ELECTRONICS CO , LTD | Non-volatile memory devices and methods of forming the same |
7626230, | May 18 2006 | Unification Technologies LLC | Semiconductor device and method of manufacturing the same |
7705389, | Aug 29 2007 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Thickened sidewall dielectric for memory cell |
8058140, | Aug 29 2007 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Thickened sidewall dielectric for memory cell |
8643082, | Aug 29 2007 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Thickened sidewall dielectric for memory cell |
20020055217, | |||
20030017671, | |||
20030141535, | |||
20060043457, | |||
20060044915, | |||
20070004134, | |||
20070126054, | |||
20070210368, | |||
20070267681, | |||
20070267692, | |||
20080171416, | |||
KR100729364, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Feb 03 2014 | Micron Technology, Inc. | (assignment on the face of the patent) | / | |||
Apr 26 2016 | Micron Technology, Inc | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001 ASSIGNOR S HEREBY CONFIRMS THE SECURITY INTEREST | 043079 | /0001 | |
Apr 26 2016 | Micron Technology, Inc | MORGAN STANLEY SENIOR FUNDING, INC , AS COLLATERAL AGENT | PATENT SECURITY AGREEMENT | 038954 | /0001 | |
Apr 26 2016 | Micron Technology, Inc | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 038669 | /0001 | |
Jun 29 2018 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Micron Technology, Inc | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 047243 | /0001 | |
Jul 03 2018 | MICRON SEMICONDUCTOR PRODUCTS, INC | JPMORGAN CHASE BANK, N A , AS COLLATERAL AGENT | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 047540 | /0001 | |
Jul 03 2018 | Micron Technology, Inc | JPMORGAN CHASE BANK, N A , AS COLLATERAL AGENT | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 047540 | /0001 | |
Jul 31 2019 | JPMORGAN CHASE BANK, N A , AS COLLATERAL AGENT | MICRON SEMICONDUCTOR PRODUCTS, INC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 051028 | /0001 | |
Jul 31 2019 | JPMORGAN CHASE BANK, N A , AS COLLATERAL AGENT | Micron Technology, Inc | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 051028 | /0001 | |
Jul 31 2019 | MORGAN STANLEY SENIOR FUNDING, INC , AS COLLATERAL AGENT | Micron Technology, Inc | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 050937 | /0001 |
Date | Maintenance Fee Events |
Sep 19 2023 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Date | Maintenance Schedule |
Mar 31 2023 | 4 years fee payment window open |
Oct 01 2023 | 6 months grace period start (w surcharge) |
Mar 31 2024 | patent expiry (for year 4) |
Mar 31 2026 | 2 years to revive unintentionally abandoned end. (for year 4) |
Mar 31 2027 | 8 years fee payment window open |
Oct 01 2027 | 6 months grace period start (w surcharge) |
Mar 31 2028 | patent expiry (for year 8) |
Mar 31 2030 | 2 years to revive unintentionally abandoned end. (for year 8) |
Mar 31 2031 | 12 years fee payment window open |
Oct 01 2031 | 6 months grace period start (w surcharge) |
Mar 31 2032 | patent expiry (for year 12) |
Mar 31 2034 | 2 years to revive unintentionally abandoned end. (for year 12) |