A circuit board with anti-EMI proofing for each component on the board includes a first outer wiring layer, electronic components mounted on the first outer wiring layer, and at least one electromagnetic shielding unit. Each electromagnetic shielding unit has a shielding layer and conductive posts formed on the shielding layer, the shielding layer and conductive posts defining a receiving space to house and shield one electronic component. An adhesive layer formed on the first outer wiring layer bonds each electromagnetic shielding unit to the first outer wiring layer.
|
1. A method for manufacturing a circuit board comprising:
providing a circuit baseboard comprising a first outer wiring layer;
mounting at least two electronic components mounted on the first outer wiring layer;
providing at least two electromagnetic shielding units, each of the two electromagnetic shielding units comprising an electromagnetic shielding layer and at least two conductive posts formed on the electromagnetic shielding layer, the conductive posts and the electromagnetic shielding layer cooperatively defining a receiving space, wherein providing the at least two electromagnetic shielding units comprises:
providing an electromagnetic shielding substrate comprising the electromagnetic shielding layer and a second protective layer formed on the electromagnetic shielding layer;
forming a third dielectric layer on a surface of the electromagnetic shielding layer facing away from the second protective layer;
defining at least two blind holes in the third dielectric layer;
forming one of the conductive posts in each of the two blind holes;
removing the third dielectric layer; and
cutting the electromagnetic shielding substrate to form the electromagnetic shielding units:
mounting each of the two electromagnetic shielding units on the first outer wiring layer, causing each of the electronic components to be received in the receiving space of a corresponding one of the two electromagnetic shielding units;
forming an adhesive layer on the first outer wiring layer which connect each of the two electromagnetic shielding units to the first outer wiring layer, thereby forming an intermediate product; and
cutting the intermediate product to form at least two circuit boards.
2. The method of
3. The method of
4. The method of
providing a copper substrate comprising a first dielectric layer, a copper foil formed on the first dielectric layer, and a first protection layer formed on the copper foil;
forming a first copper layer on the first dielectric layer;
etching the first copper layer to form an inner wiring layer;
forming a second dielectric layer and a second copper layer on the inner wiring layer;
removing the first protection layer; and
etching the second copper layer to form the first outer wiring layer.
5. The method of
etching the copper foil to form a second outer wiring layer; and
forming a first solder mask layer on the second outer wiring layer, thereby obtaining the circuit baseboard.
6. The method of
forming at least two first conductive vias in the first dielectric layer, which electrically connects the first copper layer and the copper foil to each other.
7. The method of
forming at least two second conductive vias in the second dielectric layer, which electrically connects the second copper layer and the inner wiring layer to each other.
8. The method of
9. The method of
forming a second solder mask layer on the electromagnetic shielding layer.
|
The subject matter herein generally relates to a circuit board and a method for manufacturing the circuit board.
A circuit board may have an electromagnetic shielding layer to reduce electromagnetic interference (EMI) in the circuit board. The sidewall of the EMI layer may include a number of mounting legs. The side wall of the circuit board needs to define a number of receiving grooves for the mounting legs. The mounting legs are inserted into the receiving grooves to connect the electromagnetic shielding layer to the circuit board. However, the mounting legs and the receiving grooves increase the cost and the complexity of manufacturing process. Improvement in the art is desired.
Implementations of the present technology will now be described, by way of embodiment, with reference to the attached figures.
It will be appreciated that for simplicity and clarity of illustration, where appropriate, reference numerals have been repeated among the different figures to indicate corresponding or analogous elements. In addition, numerous specific details are set forth in order to provide a thorough understanding of the embodiments described herein. However, it will be understood by those of ordinary skill in the art that the embodiments described herein can be practiced without these specific details. In other instances, methods, procedures, and components have not been described in detail so as not to obscure the related relevant feature being described. Also, the description is not to be considered as limiting the scope of the embodiments described herein. The drawings are not necessarily to scale and the proportions of certain parts may be exaggerated to better illustrate details and features of the present disclosure.
The term “comprising,” when utilized, means “including, but not necessarily limited to”; it specifically indicates open-ended inclusion or membership in the so-described combination, group, series, and the like.
Referring to
At block 11, referring to
The copper substrate 10 is a single-sided copper substrate. However, in other embodiments, the copper substrate 10 can also be a double-sided copper substrate.
The first dielectric layer 102 is made of a dielectric material such as resin or glass. In at least one embodiment, the first dielectric layer 102 is made of a resin selected from a group consisting of polyimide (PI), polyethylene terephthalate (PET), polyethylene naphthalate (PEN), and any combination thereof.
The first protection layer 103 prevents the copper foil 101 from being oxidized.
At block 12, referring to
In at least one embodiment, the first copper layer 11 is formed by electroplating. Before forming the first copper layer 11, at least two blind holes (not labeled) are defined in the first dielectric layer 102. The first copper layer 11 fills in the blind holes to form first conductive vias 10a that electrically connects the first copper layer 11 and the copper foil 101 to each other.
The blind holes can be formed by drilling or laser etching. The blind holes pass through the first dielectric layer 102, and do not pass through the copper foil 101.
In at least one embodiment, after defining the blind holes in the first dielectric layer 102, the blind hole is chemically plated to form a conductive layer (not shown) at the inner wall of the blind hole. The first copper layer 11 fills in the blind hole with the conductive layer.
At block 13, referring to
The inner wiring layer 11a is formed by lithographic exposure and development. In at least one embodiment, a first photosensitive layer (not shown) is formed on the first copper layer 11. The first photosensitive layer is patterned to form hollow patterns through exposure and development. The first copper layer 11 is etched through the patterned first copper layer 11 to form the inner wiring layer 11a. Then, the patterned first copper layer 11 is removed.
At block 14, referring to
In at least one embodiment, before forming the second copper layer 13, at least one blind hole (not labeled) is defined in the second dielectric layer 12. The second copper layer 13 further fills in the blind hole to form at least two second conductive vias 12a that electrically connects the second copper layer 13 to the inner wiring layer 11a. A distance between two adjacent second conductive vias 12a can be more than a distance between two adjacent first conductive vias 10a.
In at least one embodiment, the second dielectric layer 12 is made of polypropylene.
At block 15, referring to
The circuit baseboard 1 includes a number of circuit units A1 spaced apart from each other and arranged in a matrix.
At block 16, referring to
The electronic components 2 can be resistors, capacitors, or others. In at least one embodiment, each electronic component 2 includes at least two electrodes 21. Each electrode 21 is connected to one solder pad 131 through a soldering ball 3. The soldering ball 3 can be made of solder paste, conductive silver paste, or conductive copper paste.
At block 17, referring to
In at least one embodiment, the electromagnetic shielding layer 41 is made of steel, aluminum, or copper.
At block 18, referring to
The electromagnetic shielding units 4 are arranged in a matrix. Each electromagnetic shielding unit 4 includes the electromagnetic shielding layer 41, the second protective layer 43 formed on the electromagnetic shielding layer 41, and at least two conductive posts 42 formed on a surface of the electromagnetic shielding layer 41 facing away from the second protective layer 43. The conductive posts 42 can be adjacent to the edges of the electromagnetic shielding layer 41. The electromagnetic shielding layer 41 and the conductive posts 42 cooperatively define a receiving space 40a.
Each conductive post 42 can be in a shape of a regular or elliptical cylinder, or a prism. The conductive posts 42 can be regularly or randomly arranged. The density of the conductive posts 42 may be adjusted according to the wavelengths of electromagnetic waves to be emitted by the electronic components 2. To achieve an optimal shielding effect, the distance between adjacent conductive posts 42 should be smaller than the wavelengths of the anticipated electromagnetic waves.
At block 19, referring to
At block 20, referring to
At block 21, referring to
In the circuit board, the electronic component generates electromagnetic waves which are reflected or absorbed by the electromagnetic shielding units. The board of the present disclosure has a number of electromagnetic shielding units, and cutting the intermediate product 6 forms a number of circuit boards. Thus, the method can simplify the process and reduce the manufacturing cost. Furthermore, the flexibility for manufacturing the circuit board can be improved. The electromagnetic shielding units are connected to the inner wiring layer through the conductive posts, and the electronic components are received in their own electromagnetic shielding units. The conductive continuity of the electromagnetic shielding units is improved, itself improving the electromagnetic shielding effect. Furthermore, by infilling adhesive between the inner wiring layer and the electromagnetic shielding units and embedding the electronic components in the circuit board, the electromagnetic shielding effect is further enhanced.
Although circuit board of the embodiment includes only three wiring layers, the number of the wiring layers can also be varied according to need.
Referring to
The circuit board 100 further includes a first outer wiring layer 13a and a second outer wiring layer 101a respectively formed on the first dielectric layer 102 and the second dielectric layer 12. At least one electronic component 2 is mounted on the first outer wiring layer 13a. The first outer wiring layer 13a includes a number of solder pads 131. A first solder mask layer 20 is formed on the second outer wiring layer 101a.
In at least one embodiment, each electronic component 2 includes at least two electrodes 21. Each electrode 21 is connected to one solder pad 131 through a soldering ball 3. The soldering ball 3 can be made of solder paste, conductive silver paste, or conductive copper paste.
In at least one embodiment, the first dielectric layer 102 defines at least one first conductive via 10a that electrically connects the first outer wiring layer 13a and the inner wiring layer 11a. The second dielectric layer 12 defines at least one second conductive via 12a that electrically connects the second outer wiring layer 101a and the inner wiring layer 11a to each other. A distance between two adjacent second conductive vias 10a can be more than a distance between two adjacent first conductive vias 12a, causing a density of the inner wiring layer 11a to be less than a density of the first outer wiring layer 13a.
The circuit board 100 further includes at least one electromagnetic shielding unit 4. The electromagnetic shielding unit 4 includes the electromagnetic shielding layer 41 and at least two conductive posts 42 formed on the electromagnetic shielding layer 41. The electromagnetic shielding layer 41 and the conductive posts 42 cooperatively define a receiving space 40a. The electromagnetic shielding unit 4 is mounted on the solder pads 131 through the conductive posts 42 and covers one electronic component 2. That is, the electronic component 2 is received in the receiving space 40a. An adhesive layer 5 is formed on the first outer wiring layer 13a that connects each electromagnetic shielding unit 4 to the first outer wiring layer 13a. The adhesive layer 5 fills in the receiving space 40a of each electromagnetic shielding unit 4 (that is, space between each electromagnetic shielding unit 4 and the electronic components 2 it covers). A second solder mask layer 22 is formed on the electromagnetic shielding layer 41. The second solder mask layer 22 can further cover the adhesive layer 5.
Even though information and advantages of the present embodiments have been set forth in the foregoing description, together with details of the structures and functions of the present embodiments, the disclosure is illustrative only. Changes may be made in detail, especially in matters of shape, size, and arrangement of parts within the principles of the present embodiments to the full extent indicated by the plain meaning of the terms in which the appended claims are expressed.
Wei, Yong-Chao, Huang, Han-Pei, Gao, Lin-Jie
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
9826630, | Sep 04 2014 | NXP USA, INC | Fan-out wafer level packages having preformed embedded ground plane connections and methods for the fabrication thereof |
20160270213, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jul 11 2019 | WEI, YONG-CHAO | AVARY HOLDING SHENZHEN CO , LIMITED | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 049870 | /0265 | |
Jul 11 2019 | GAO, LIN-JIE | AVARY HOLDING SHENZHEN CO , LIMITED | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 049870 | /0265 | |
Jul 11 2019 | WEI, YONG-CHAO | QING DING PRECISION ELECTRONICS HUAIAN CO ,LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 049870 | /0265 | |
Jul 11 2019 | GAO, LIN-JIE | QING DING PRECISION ELECTRONICS HUAIAN CO ,LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 049870 | /0265 | |
Jul 12 2019 | HUANG, HAN-PEI | AVARY HOLDING SHENZHEN CO , LIMITED | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 049870 | /0265 | |
Jul 12 2019 | HUANG, HAN-PEI | QING DING PRECISION ELECTRONICS HUAIAN CO ,LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 049870 | /0265 | |
Jul 26 2019 | Avary Holding (Shenzhen) Co., Limited | (assignment on the face of the patent) | / | |||
Jul 26 2019 | QING DING PRECISION ELECTRONICS (HUAIAN) CO., LTD | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Jul 26 2019 | BIG: Entity status set to Undiscounted (note the period is included in the code). |
Feb 28 2024 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Date | Maintenance Schedule |
Sep 01 2023 | 4 years fee payment window open |
Mar 01 2024 | 6 months grace period start (w surcharge) |
Sep 01 2024 | patent expiry (for year 4) |
Sep 01 2026 | 2 years to revive unintentionally abandoned end. (for year 4) |
Sep 01 2027 | 8 years fee payment window open |
Mar 01 2028 | 6 months grace period start (w surcharge) |
Sep 01 2028 | patent expiry (for year 8) |
Sep 01 2030 | 2 years to revive unintentionally abandoned end. (for year 8) |
Sep 01 2031 | 12 years fee payment window open |
Mar 01 2032 | 6 months grace period start (w surcharge) |
Sep 01 2032 | patent expiry (for year 12) |
Sep 01 2034 | 2 years to revive unintentionally abandoned end. (for year 12) |