A power controller, including power stages configured to receive input power and charge an inductor, the power stages including output power stages configured to output a first voltage and a second voltage, and feedback circuits to determine error signals of the first voltage and second voltage, a first loop configured to determine an amount of energy to be stored in the inductor using the error signals, and a second loop configured to determine a discharge of the inductor between the first voltage and the second voltage, wherein the second loop determines a moving average of at least one transition point between powering the first voltage and the second voltage.
|
11. A method of controlling power in a circuit, comprising:
receiving input power and charging an inductor using power stages;
outputting a first voltage and a second voltage using the inductor; and
determining error signals of the first voltage and second voltage;
determining an amount of energy to be stored in the inductor using the error signals by a first loop; and
determining a discharge of the inductor between the first voltage and the second voltage by a second loop, wherein the second loop determines a moving average of at least one transition point between powering the first voltage and the second voltage.
1. A power controller, comprising:
power stages configured to receive input power and charge an inductor, the power stages including:
output power stages configured to output a first voltage and a second voltage; and
feedback circuits to determine error signals of the first voltage and second voltage;
a first loop configured to determine an amount of energy to be stored in the inductor using the error signals; and
a second loop configured to determine a discharge of the inductor between the first voltage and the second voltage, wherein the second loop determines a moving average of at least one transition point between powering the first voltage and the second voltage.
2. The power controller of
3. The power controller of
5. The power controller of
6. The power controller of
7. The power controller of
8. The power controller of
10. The power controller of
12. The method of
13. The method of
15. The method of
16. The method of
17. The method of
18. The method of
19. The method of
20. The method of
|
This application is based upon and claims the benefit of priority from prior European Patent Application No. 19305773.9, filed Jun. 4, 2019, which is hereby incorporated by reference for all purposes as if fully set forth herein.
Example embodiments disclosed herein relate generally to a single inductor dual output controller and control method.
A brief summary of various example embodiments is presented below. Some simplifications and omissions may be made in the following summary, which is intended to highlight and introduce some aspects of the various example embodiments, but not to limit the scope of the invention. Detailed descriptions of example embodiments adequate to allow those of ordinary skill in the art to make and use the inventive concepts will follow in later sections.
Example embodiments include a power controller, including power stages configured to receive input power and charge an inductor, the power stages including output power stages configured to output a first voltage and a second voltage; and feedback circuits to determine error signals of the first voltage and second voltage, a first loop configured to determine an amount of energy to be stored in the inductor using the error signals, and a second loop configured to determine a discharge of the inductor between the first voltage and the second voltage, wherein the second loop determines a moving average of at least one transition point between powering the first voltage and the second voltage.
The the first loop may include an output errors adder and a pulse width modulation (PWM) controller.
The second loop may include a plurality of comparators and a moving average block.
The first voltage may be greater than the second voltage.
The inductor may be charged and discharged during successive periods.
A plurality of successive periods may be summed and averaged to determine the moving average between the first voltage and the second voltage.
The plurality of successive periods may be weighted before summing. The moving average may include a plurality of transition points that limit variation from period to period. The plurality of successive periods may be at least two.
The output power stages may include a stepped up voltage output and a stepped down voltage output.
Example embodiments may also include a method of controlling power in a circuit, including receiving input power and charging an inductor using power stages, outputting a first voltage and a second voltage using the inductor, and determining error signals of the first voltage and second voltage, determining an amount of energy to be stored in the inductor using the error signals by a first loop, and determining a discharge of the inductor between the first voltage and the second voltage by a second loop, wherein the second loop determines a moving average of at least one transition point between powering the first voltage and the second voltage.
The method may include using an output errors adder and a pulse width modulation (PWM) controller in the first loop.
The method may include using a plurality of comparators and a moving average block in the second loop.
The method may include charging and discharging the inductor during successive periods.
The method may include summing and averaging a plurality of successive periods to determine the moving average between the first voltage and the second voltage.
The plurality of successive periods may be weighted before summing. The moving average may include a plurality of transition points that limit variation from period to period.
The output power stages may include a boost converter and a buck converter.
Additional objects and features of the invention will be more readily apparent from the following detailed description and appended claims when taken in conjunction with the drawings. Although several example embodiments are illustrated and described, like reference numerals identify like parts in each of the figures, in which:
It should be understood that the figures are merely schematic and are not drawn to scale. It should also be understood that the same reference numerals are used throughout the figures to indicate the same or similar parts.
The descriptions and drawings illustrate the principles of various example embodiments. It will thus be appreciated that those skilled in the art will be able to devise various arrangements that, although not explicitly described or shown herein, embody the principles of the invention and are included within its scope. Furthermore, all examples recited herein are principally intended expressly to be for pedagogical purposes to aid the reader in understanding the principles of the invention and the concepts contributed by the inventor(s) to furthering the art and are to be construed as being without limitation to such specifically recited examples and conditions. Additionally, the term, “or,” as used herein, refers to a non-exclusive or (i.e., and/or), unless otherwise indicated (e.g., “or else” or “or in the alternative”). Also, the various example embodiments described herein are not necessarily mutually exclusive, as some example embodiments can be combined with one or more other example embodiments to form new example embodiments. Descriptors such as “first,” “second,” “third,” etc., are not meant to limit the order of elements discussed, are used to distinguish one element from the next, and are generally interchangeable. Values such as maximum or minimum may be predetermined and set to different values based on the application.
In a DC-DC converter, previous control structures have a single input and a single output. Example embodiments describe a type of DC-DC converter with a single input and dual outputs. An inductor may be a storage element of choice and thus a control method to control the single inductor may be called a single inductor dual output (SIDO) control method. A SIDO controller or SIDO control method as described herein may be a switching converter to switch between at least two different outputs for use in a DC circuit or circuits. Example embodiments may be extended to single inductor, having multiple outputs greater than two.
Example embodiments may construct the SIDO controller and control method using two control loops. A main loop may include a pulse width modulation (PWM) controller configured to control a charging duration of an amount of current to be charged in an inductor. A second sharing loop may include logic comparators and a moving average logic block configured to control the characteristics of a switching cycle between various voltage outputs of a power stage. A power stage may thus include two or more output segments, illustrated for example as Vout1 and Vout2 in
Using the circuits and methods described herein may enable an efficient use of one inductor instead of multiple inductors while efficiently managing power delivery of the single inductor. The control structures and methods include external components including an inductor and output capacitors. Power stages may include output power stages and dead time and driver circuits.
The control structure and method combines a PWM controller, comparators and moving average technique to produce a dual output voltage that operates with a constant switching frequency to obtain predictable harmonics in a spectral domain. The main loop may be controlled by a PWM controller. The PWM controller input is the sum of the error of the two outputs voltages (VOUT1 and VOUT2) to define the amount of current to be charged in the inductor. The sum of errors of the different outputs may be used to control the main loop and to compute the total current needed in the inductor to feed the different output loads.
The main loop including the PWM controller determines a duration and concentration of charge for the inductor by controlling the pulse width of the PWM. Example embodiments may control the secondary loop (also called differential loop or sharing loop) with comparators and a moving average technique to manage the inductor current sharing into the different outputs.
This control method reduces design complexity and results in a simplified stability analysis of SIDO. Example embodiments avoid sub-harmonics issues on the spectral domain using the moving average technique. The PWM controller may operate at a constant frequency.
Example embodiments allow the main loop to be designed either in current mode or voltage mode control. The secondary loop (also called differential loop or sharing loop) may be controlled with comparators and moving average technique to manage inductor current sharing of the different outputs. Example embodiments offer a simplified stability analysis because there is no need to consider each SIDO output as a different sub-converter for stability. The secondary loop comparator outputs may be averaged using a moving average technique over a specified number n of PWM periods (TPWM). One purpose is to average the comparator outputs in order to filter the secondary loop response. Inductor current sharing may be filtered and averaged between different outputs. A period sharing transition may be defined between the different outputs. The number of samples n may be used to provide an averaged value for a transition point between a first output voltage (Vout1) and a second output voltage (Vout2). The moving average may be used to avoid sub-harmonics on a spectral domain. The number of samples n may be selected according the desired bandwidth of the secondary loop as it is defined by n·TPWM. Example embodiments may operate with a single charge and successive discharge inductor current scheme. A single PWM ramp may be used in the main loop. PWM ramps may not be required for the secondary sharing loop.
In additional detail, the power stages 125 may include an output power stages block 115. The output power stages block 115 may include various DC to DC converter components such as a boost converter to increase a level of a battery voltage or a buck converter to step down a level of input battery voltage. Other converters may include buck-boost converters and non-inverting buck-boost converters. The inductor 110 may be an external component of the control loop 100. The inductor 110 may be connected to a DC power source such as a battery (illustrated in
A first output 111 from the output power stages block 115 may be designated Vout1 and a second output 113 from the output power stages block 115 may be designated Vout2. Feedback circuit modules 120a and 120b may be a resistor ladder that receives a portion of the outputs Vout1 and Vout2 to use as a reference to determine feedback signals VFB1 and VFB2. The power stages 125 may also include dead time and drivers 130 that are configured to eliminate shoot-through currents through main power FETs during switching transitions and may provide high efficiency for the boost and/or buck regulator.
Functionally, the main loop 150 may be controlled by the PWM controller 154. Inputs to the PWM controller 154 are the sum of the error of the two output voltages Vout1 and Vout2 to result in an amount of current to be charged into the inductor 110. An error E1 of Vout1 is defined by Vref-VFB1. An error E2 of Vout1 is defined by VREF-VFB2. Output signals from the PWM controller 154 may be sequentialized in a finite state machine 167. A control signal from the PWM controller 154 may be used to control a duration and amount of charging of the inductor 110. The PWM controller 154 may be implemented in analog (voltage mode control or current mode control) or digitally.
The sharing loop 160 also receives feedback signals VFB1 and VFB2 from feedback circuit modules 120a and 120b. Comparators 135 are implemented to determine whether the feedback signal values are higher or lower than a reference voltage 140 which is reflected in the signals Vout1Compout and Vout2CompOut. Output signals Vout1Compout and Vout2CompOut from comparators 135 may be used by a moving average logic block 169 to regulate movement of an inductor charging transition point between Vout1 and Vout2. The current sharing is defined by the logical relationship (Vout1CompOut AND ((NOT) Vout2CompOut)). A number of comparators 135 may correspond to a number of output voltages, which may be more than two. So for M output voltages, each voltage output by power stage 115 is routed to its own feedback circuit and then routed to its own comparator for generating Vout1 thru VoutM used by logic block 136, while the errors of VFB1 thru VFBM are summed by adder block 152. Without the moving average logic block 169, the discharge time of the inductor 110 to power Vout1 would tend to fluctuate due to loading variation. Using the moving average logic block 169, a sample size of n samples may be used having varying time segments. An average of these n samples is taken to determine the transition point which limits the maximum amount of time that the transition point may move from one period to another. By using the moving average of the transition point between Vout1 and Vout2, fluctuations may be eliminated and made predictable, and smooth transitions may occur between output power delivery to multiple outputs.
In
One consideration when designing example embodiments is lessening noise, spurs, harmonics, or sub-harmonics issues for analog components. Traditionally, when transition timing is contemporaneously changed, there is a large variation in the spectrum due to timing changes, and the system becomes unpredictable and sporadic. In previous systems, when transition times widely vary between Vout1 and Vout2, noise can be considerable as transition times fluctuate. When timing is changed significantly every period, there a large variation in a spectrum. The transition point will move quickly and cause spectral noise.
Using the moving average technique described herein, the transition of moving from Vout1 to Vout2 varies slowly with limited variation and becomes more predictable from cycle to cycle. As a result, the spectrum becomes more consistent. One characteristic of example embodiments is controlled noise when using analog components to ensure the noise it out of the working band so as not to impact the radio frequency (RF) system.
In
From
Example embodiments perform a moving average to lessen the large fluctuations of the transition point, to make the transition points substantially more regular over multiple periods. The spectrum of transitions points may be more predictable and stable, resulting in less noise on the system. When the transition is very minor, as illustrated in
A moving average may be described in various ways. In statistics, a moving average (rolling average or running average) is a calculation to analyze data points by creating a series of averages of different subsets of the full data set. It is also called a moving mean or rolling mean and is a type of finite impulse response filter. Variations of the moving average include simple, weighted or exponential forms. Given a series of numbers and a fixed subset size, the first element of the moving average is obtained by taking the average of the initial fixed subset of the number series. Then the subset is modified by “shifting forward,” that is, excluding the first number of the series and including the next value in the subset. Considering that the subset contains n samples, a window of n samples is created. The moving averaging can be unweighted or weighted according the desires of the filtering. When calculating successive values, a new value may come into the sum and the oldest value drops out. A definition of the simple moving average may be expressed as:
Where XM is the sample value captured on the current period, XM-1 is the sample value captured on previous period, and XM-(n-1) is sample value captured on n periods before the current one.
As described herein, the single inductor dual output control circuit and method decrease a design and stability analysis complexity because of a single PWM controller. Example embodiments combine comparators and moving average calculations that are configured to control the secondary loop. Example embodiments greatly simplify a design phase. By using the design described herein, chip area may be saved and a single inductor may be used to achieve dual output power with little fluctuations in transitions. The moving average technique is used on the second loop in order to avoid and filter unwanted sub-harmonics in the spectral domain. Example embodiments improve efficiency at high-load current by using by using a single-charge successive-discharge inductor current scheme, and by using the sum of voltage errors to control the main loop. Using these factors, example embodiments offer a constant switching frequency to obtain predictable harmonics in a spectral domain.
Although the various exemplary embodiments have been described in detail with particular reference to certain exemplary aspects thereof, it should be understood that the invention is capable of other example embodiments and its details are capable of modifications in various obvious respects. As is readily apparent to those skilled in the art, variations and modifications can be affected while remaining within the spirit and scope of the invention. Accordingly, the foregoing disclosure, description, and figures are for illustrative purposes only and do not in any way limit the invention, which is defined only by the claims.
Vantalon, Nicolas Patrick, Sorace, Christian Vincent
Patent | Priority | Assignee | Title |
12126248, | Feb 23 2021 | NXP B.V. | Control method and controller for SIMO switching converters |
Patent | Priority | Assignee | Title |
7312538, | Jul 29 2002 | NXP USA, INC | Method and apparatus for regulating multiple outputs of a single inductor DC to DC converter |
8624429, | Jul 20 2009 | The Hong Kong University of Science and Technology | Single-inductor-multiple-output regulator with auto-hopping control and the method of use |
8773088, | Dec 21 2011 | Qualcomm Incorporated | Single inductor multiple output power converter |
8975879, | Sep 14 2009 | Dialog Semiconductor GmbH; State-Key Laboratory of ASIC & System | Switching converter having a plurality N of outputs providing N output signals and at least one inductor and method for controlling such a switching converter |
20200076299, | |||
WO2018113996, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jul 11 2019 | SORACE, CHRISTIAN VINCENT | NXP B V | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 049781 | /0900 | |
Jul 11 2019 | VANTALON, NICOLAS PATRICK | NXP B V | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 049781 | /0900 | |
Jul 17 2019 | NXP B.V. | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Jul 17 2019 | BIG: Entity status set to Undiscounted (note the period is included in the code). |
May 27 2024 | REM: Maintenance Fee Reminder Mailed. |
Nov 11 2024 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
Oct 06 2023 | 4 years fee payment window open |
Apr 06 2024 | 6 months grace period start (w surcharge) |
Oct 06 2024 | patent expiry (for year 4) |
Oct 06 2026 | 2 years to revive unintentionally abandoned end. (for year 4) |
Oct 06 2027 | 8 years fee payment window open |
Apr 06 2028 | 6 months grace period start (w surcharge) |
Oct 06 2028 | patent expiry (for year 8) |
Oct 06 2030 | 2 years to revive unintentionally abandoned end. (for year 8) |
Oct 06 2031 | 12 years fee payment window open |
Apr 06 2032 | 6 months grace period start (w surcharge) |
Oct 06 2032 | patent expiry (for year 12) |
Oct 06 2034 | 2 years to revive unintentionally abandoned end. (for year 12) |