A helical stacked integrated transformer formed by a first inductor and a second inductor includes a first helical coil that has a first outer coil and a first inner coil, a second helical coil that shares an overlapped region with the first helical coil and has a second outer coil and a second inner coil, and a connection structure that connects the first helical coil and the second helical coil. The first inner coil is located inside the first outer coil and the second inner coil is located inside the second outer coil. The first inductor includes a part of the first helical coil and a part of the second helical coil. The second inductor includes a part of the first helical coil and a part of the second helical coil.
|
7. A helical stacked integrated transformer, formed by a first inductor and a second inductor, comprising:
a first helical coil, comprising a first outer coil and a first inner coil, said first inner coil being located inside said first outer coil;
a second helical coil, sharing an overlapped region with said first helical coil, comprising a second outer coil and a second inner coil, said second inner coil being located inside said second outer coil; and
a connecting structure, connecting said first helical coil and said second helical coil;
wherein, said first inductor comprises a part of said first helical coil and a part of said second helical coil, and said second inductor comprises a part of said first helical coil and a part of said second helical coil;
wherein said connecting structure comprises a switch module, said switch module has a first switching state and a second switching state, and when said switch module is in said first switching state, said first inductor comprises a first portion of said second helical coil, and when said switch module is in said second switching state, said first inductor comprises a second portion of said second helical coil.
1. A helical stacked integrated transformer, formed by a first inductor and a second inductor, comprising:
a first helical coil, comprising a first outer coil and a first inner coil, said first inner coil being located inside said first outer coil;
a second helical coil, sharing an overlapped region with said first helical coil, comprising a second outer coil and a second inner coil, said second inner coil being located inside said second outer coil; and
a connecting structure, connecting said first helical coil and said second helical coil;
wherein, said first inductor comprises a part of said first helical coil and a part of said second helical coil, and said second inductor comprises a part of said first helical coil and a part of said second helical coil;
wherein said first helical coil is substantially located in a first metal layer of a semiconductor structure, said second helical coil is substantially located in a second metal layer of said semiconductor structure, and said connecting structure comprises a first metal segment and a second metal segment which do not form a continuous segment and are located in one of said first metal layer and said second metal layer.
4. A helical stacked integrated inductor, formed by a first inductive unit and a second inductive unit, comprising:
a first helical coil, comprising a first outer coil and a first inner coil, wherein said first inner coil is located inside said first outer coil and comprises a first terminal and a second terminal;
a second helical coil, sharing an overlapped region with said first helical coil, comprising a second outer coil and a second inner coil, wherein said second inner coil is located inside said second outer coil, and comprises a third terminal; and
a connecting structure, connecting said first helical coil and said second helical coil;
wherein, said first inductive unit comprises a part of said first helical coil and a part of said second helical coil and utilizes said first terminal and said third terminal as its two terminals, and said second inductive unit comprises a part of said first helical coil and a part of said second helical coil and utilizes said second terminal and said third terminal as its two terminals;
wherein said first helical coil is substantially located in a first metal layer of a semiconductor structure, said second helical coil is substantially located in a second metal layer of said semiconductor structure, and said connecting structure comprises a plurality of metal segments located in said first metal layer and said second metal layer.
2. The helical stacked integrated transformer of
3. The helical stacked integrated transformer of
5. The helical stacked integrated inductor of
6. The helical stacked integrated inductor of
8. The helical stacked integrated transformer of
9. The helical stacked integrated transformer of
10. The helical stacked integrated transformer of
11. The helical stacked integrated transformer of
12. The helical stacked integrated transformer of
|
1. Field of the Invention
The present invention relates to a transformer and an inductor, especially to a helical stacked integrated transformer and a helical stacked integrated inductor.
2. Description of Related Art
Inductors and transformers are important elements in radio frequency integrated circuits to implement single-ended to differential signal conversion, signal coupling and impedance matching. As System-on-chips (SoC) become the mainstream of integrated circuits, integrated inductors and integrated transformers gradually substitute conventional discrete elements and are commonly applied to radio frequency integrated circuits. However, inductors and transformers in integrated circuits often take up large areas; therefore, it becomes an important issue to reduce the areas of inductors and transformers in integrated circuits without degrading element performances, such as inductance, quality factor (Q), and coupling coefficient (K).
In view of the issues of the prior art, an object of the present invention is to provide a helical stacked integrated transformer and a helical stacked integrated inductor so as to reduce component areas and improve component performances.
The present invention discloses a helical stacked integrated transformer, formed by a first inductor and a second inductor and including a first helical coil, a second helical coil and a connecting structure. The first helical coil includes a first outer coil and a first inner coil. The first inner coil is located inside the first outer coil. The second helical coil shares an overlapped region with the first helical coil and includes a second outer coil and a second inner coil. The second inner coil is located inside the second outer coil. The connecting structure connects the first helical coil and the second helical coil. The first inductor includes a part of the first helical coil and a part of the second helical coil. The second inductor includes a part of the first helical coil and a part of the second helical coil.
The present invention also discloses a helical stacked integrated inductor, formed by a first inductive unit and a second inductive unit and including a first helical coil, a second helical coil and a connecting structure. The first helical coil includes a first outer coil and a first inner coil. The first inner coil is located inside the first outer coil and includes a first terminal and a second terminal The second helical coil shares an overlapped region with the first helical coil and includes a second outer coil and a second inner coil. The second inner coil is located inside the second outer coil and includes a third terminal. The connecting structure connects the first helical coil and the second helical coil. The first inductive unit includes a part of the first helical coil and a part of the second helical coil and utilizes the first terminal and the third terminal as its two terminals. The second inductive unit includes a part of the first helical coil and a part of the second helical coil and utilizes the second terminal and the third terminal as its two terminals.
The helical stacked integrated transformer and helical stacked integrated inductor of the present invention have integrated symmetry structures to provide two highly symmetric inductors, and are thus more suitable for passive components in integrated circuits.
These and other objectives of the present invention no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiments with reference to the various figures and drawings.
The following description is written by referring to terms of this technical field. If any term is defined in this specification, such term should be explained accordingly. In addition, the connection between objects or events in the below-described embodiments can be direct or indirect provided that these embodiments are practicable under such connection. Said “indirect” means that an intermediate object or a physical space exists between the objects, or an intermediate event or a time interval exists between the events.
In the semiconductor structure, the metal segment 111, the metal segment 112 and the metal segment 113 are located in the first metal layer. The metal segment 114, the metal segment 121, the metal segment 122, the metal segment 123, the metal segment 124 and the metal segment 125 are located in the second metal layer. The metal segment 131, the metal segment 132 and the metal segment 133 are located in a third metal layer. The three metal layers are substantially parallel to one another. The metal segment 114 connects the metal segment 112 and the metal segment 113 via the through structures (located in the through positions in the figures) perpendicular to the metal layers. Therefore, the metal segment 114 can be deemed a part of the helical coil 110 Similarly, although the metal segment 131, the metal segment 132 and the metal segment 133 are located in the third metal layer, they respectively connect the metal segment 121 with the metal segment 122, the metal segment 122 with the metal segment 123, and the metal segment 124 with the metal segment 125 via multiple through structures. Therefore, the metal segment 131, the metal segment 132 and the metal segment 133 can be deemed as a part of the helical coil 120. The helical coil 110 and the helical coil 120 are a stacked structure, with the outer coils of both substantially overlapped and the inner coils of both substantially overlapped. That is, the helical coil 110 and the helical coil 120 do not contact each other except for the through positions, but share an overlapped region in the semiconductor structure.
The helical stacked integrated transformer 100 further includes a connecting structure 160. The connecting structure 160 is located within the overlapped region of the helical coil 110 and the helical coil 120. The connecting structure 160 includes a metal segment 161 and a metal segment 162. Note that in this embodiment, although the metal segment 161 is connected with the metal segment 123 and the metal segment 162 is connected with the metal segment 125, this invention specifically defines the metal segment 161 and the metal segment 162 as the connecting structure 160 to be distinguished from the inner coil. As such, the inner coil of the helical coil is explicitly defined to facilitate the description of this invention. The connecting structure 160 is mainly for connecting the inner coil of the helical coil 110 and the inner coil of the helical coil 120, and is thus located within the overlapped range of the helical coil 110 and the helical coil 120. In this embodiment, since the connecting structure 160 is located in the second metal layer, the metal segment 161 is directly connected with the metal segment 123, the metal segment 162 is directly connected with the metal segment 125, and the metal segment 161 and the metal segment 162 are respectively connected with the metal segment 112 and the metal segment 111 in the first metal layer via the through structures at the through position 150-3 and the through position 150-4 (the through position 150-3 corresponds to the through position 140-3 and the through position 150-4 corresponds to the through position 140-4). So, actually the metal segment 112 and the metal segment 161 are connected and the metal segment 111 and the metal segment 162 are connected. In another embodiment, the connecting structure 160 can be implemented in a different metal layer and be connected with metal segments in different layers via the through structures.
By analyzing the structure of the helical stacked integrated transformer 100, the helical stacked integrated transformer 100 in fact includes two inductors. The first inductor utilizes the terminal 117 as one of its terminals and the terminal 128 as the other. The first inductor mainly includes the metal segment 111, the metal segment 125, the metal segment 133 and the metal segment 124. In short, the first inductor includes the left half of the outer coil and the right half of the inner coil of the helical coil 110, and the upper half of the inner coil and the lower half of the outer coil of the helical coil 120 (i.e., the metal segments in light grey in
In addition to the helical stacked integrated transformer, this invention further discloses a helical stacked integrated inductor. From any helical stacked integrated transformer structure disclosed above, a helical stacked integrated inductor can be obtained if the two terminals of one of the helical coils are connected. Taking the helical stacked integrated transformer 100 of
Note that the helical stacked integrated transformer or the helical stacked integrated inductor of this invention is not limited to the two-turn structures exemplified in the above embodiments. In practice, any helical coil can be implemented in more turns.
The shape, size, and ratio of any element and the step sequence of any flow chart in the disclosed figures are exemplary for understanding, not for limiting the scope of this invention. The aforementioned descriptions represent merely the preferred embodiments of the present invention, without any intention to limit the scope of the present invention thereto. Various equivalent changes, alterations, or modifications based on the claims of the present invention are all consequently viewed as being embraced by the scope of the present invention.
Yen, Hsiao-Tsung, Jean, Yuh-Sheng, Yeh, Ta-Hsun
Patent | Priority | Assignee | Title |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jun 24 2016 | YEN, HSIAO-TSUNG | REALTEC SEMICONDUCTOR CORPORATION | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 039999 | /0746 | |
Jun 24 2016 | JEAN, YUH-SHENG | REALTEC SEMICONDUCTOR CORPORATION | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 039999 | /0746 | |
Jun 24 2016 | YEH, TA-HSUN | REALTEC SEMICONDUCTOR CORPORATION | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 039999 | /0746 | |
Jun 24 2016 | YEN, HSIAO-TSUNG | Realtek Semiconductor Corporation | CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED AT REEL: 039999 FRAME: 0746 ASSIGNOR S HEREBY CONFIRMS THE ASSIGNMENT | 040350 | /0823 | |
Jun 24 2016 | JEAN, YUH-SHENG | Realtek Semiconductor Corporation | CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED AT REEL: 039999 FRAME: 0746 ASSIGNOR S HEREBY CONFIRMS THE ASSIGNMENT | 040350 | /0823 | |
Jun 24 2016 | YEH, TA-HSUN | Realtek Semiconductor Corporation | CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED AT REEL: 039999 FRAME: 0746 ASSIGNOR S HEREBY CONFIRMS THE ASSIGNMENT | 040350 | /0823 | |
Oct 12 2016 | Realtek Semiconductor Corporation | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Dec 13 2023 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Date | Maintenance Schedule |
Nov 03 2023 | 4 years fee payment window open |
May 03 2024 | 6 months grace period start (w surcharge) |
Nov 03 2024 | patent expiry (for year 4) |
Nov 03 2026 | 2 years to revive unintentionally abandoned end. (for year 4) |
Nov 03 2027 | 8 years fee payment window open |
May 03 2028 | 6 months grace period start (w surcharge) |
Nov 03 2028 | patent expiry (for year 8) |
Nov 03 2030 | 2 years to revive unintentionally abandoned end. (for year 8) |
Nov 03 2031 | 12 years fee payment window open |
May 03 2032 | 6 months grace period start (w surcharge) |
Nov 03 2032 | patent expiry (for year 12) |
Nov 03 2034 | 2 years to revive unintentionally abandoned end. (for year 12) |