A photovoltaic device that includes a p-n junction of first type III-V semiconductor material layers, and a window layer of a second type III-V semiconductor material on the light receiving end of the p-n junction, wherein the second type III-V semiconductor material has a greater band gap than the first type III-V semiconductor material, and the window layer of the photovoltaic device has a cross-sectional area of microscale.
|
1. A photovoltaic device comprising:
a p-n junction formed between an emitter layer and a base layer of first type III-V semiconductor material layers; and
a window layer of a second type III-V semiconductor material on the light receiving end of the p-n junction, the window layer of the photovoltaic device has a cross-sectional area of microscale, and the window layer having a thickness greater than a thickness of the base layer.
2. The photovoltaic device of
3. The photovoltaic device of
4. The photovoltaic device of
5. The photovoltaic device of
6. The photovoltaic device of
7. The photovoltaic device of
|
The present invention generally relates to photovoltaic devices, and more particularly to photovoltaic devices for receiving focused light.
A photovoltaic device is a device that converts the energy of incident photons to electromotive force (e.m.f.). Photovoltaic devices include solar cells, which are configured to convert the energy in the electromagnetic radiation from the sun to electric energy.
In one aspect, a photovoltaic device is provided that can generate power from the microwatt (μW) to milliwatt (mW) within a chip area of 100 μm×100 μm using focused light or laser light. In some embodiments, the photovoltaic device comprises a p-n junction of a first type III-V semiconductor material layers and a window layer of a second type III-V semiconductor material on the light receiving end of the p-n junction, wherein the second type III-V semiconductor material has a greater band gap than the first type III-V semiconductor material. The window layer of the photovoltaic device has a microscale cross-sectional area.
In another aspect, a photovoltaic device is provided that can generate power from the microwatt (μW) to milliwatt (mW) within a chip area of 100 μm×100 μm using focused light or laser light, in which the photovoltaic device includes a transparent dielectric layer in combination with a semiconductor material layer to provide a window layer for the device. In some embodiments, the photovoltaic device comprises a p-n junction of a first type III-V semiconductor material layers. A window bilayer is present on the light receiving end of the p-n junction, the window bilayer includes a second type III-V semiconductor material layer on the light receiving end of the p-n junction and a transparent dielectric layer present on the second type III-V semiconductor material layer. The second type III-V semiconductor material layer has a greater band gap than the first type III-V semiconductor material. The window bilayer of the photovoltaic device has a microscale cross-sectional area.
In another aspect, a method of forming a photovoltaic device is provided, in which the photovoltaic device can generate power from the microwatt (μW) to milliwatt (mW) within a chip area of 100 μm×100 μm using focused light or laser light. The method may include forming a p-n junction of type III-V semiconductor material layer having a microscale footprint on a supporting substrate; and forming a window layer on the light receiving end of the p-n junction. The window layer has a cross-sectional area of a microscale.
These and other features and advantages will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawings.
The following description will provide details of preferred embodiments with reference to the following figures wherein:
Detailed embodiments of the claimed structures and methods are disclosed herein; however, it is to be understood that the disclosed embodiments are merely illustrative of the claimed structures and methods that may be embodied in various forms. In addition, each of the examples given in connection with the various embodiments are intended to be illustrative, and not restrictive. Further, the figures are not necessarily to scale, some features may be exaggerated to show details of particular components. Therefore, specific structural and functional details disclosed herein are not to be interpreted as limiting, but merely as a representative basis for teaching one skilled in the art to variously employ the methods and structures of the present disclosure.
References in the specification to “one embodiment”, “an embodiment”, “an example embodiment”, etc., indicate that the embodiment described may include a particular feature, structure, or characteristic, but every embodiment may not necessarily include the particular feature, structure, or characteristic. Moreover, such phrases are not necessarily referring to the same embodiment. Further, when a particular feature, structure, or characteristic is described in connection with an embodiment, it is submitted that it is within the knowledge of one skilled in the art to affect such feature, structure, or characteristic in connection with other embodiments whether or not explicitly described.
For purposes of the description hereinafter, the terms “upper”, “lower”, “right”, “left”, “vertical”, “horizontal”, “top”, “bottom”, and derivatives thereof shall relate to the invention, as it is oriented in the drawing figures. The terms “overlying”, “atop”, “positioned on” or “positioned atop” means that a first element, such as a first structure, is present on a second element, such as a second structure, wherein intervening elements, such as an interface structure, e.g. interface layer, may be present between the first element and the second element. The term “direct contact” means that a first element, such as a first structure, and a second element, such as a second structure, are connected without any intermediary conducting, insulating or semiconductor layers at the interface of the two elements.
In one embodiment, the present disclosure provides photovoltaic cells, i.e., photovoltaic devices, needed for internet of things (IOT) applications. As used herein, a “photovoltaic device” is a device, such as a solar cell, that produces free electrons and/or vacancies, i.e., holes, when exposed to radiation, such as light, and results in the production of an electric current. A multi-junction photovoltaic device typically includes a multiple junctions of a semiconductor layer of a p-type conductivity that shares an interface with a semiconductor layer of an n-type conductivity, in which the interface provides an electrical junction.
Physically small, i.e., devices with a small footprint, having high voltage requirements are needed. The length and width dimensions of the monolithically formed devices of high voltage photovoltaics that are described herein may be no greater than 150 microns, e.g, may be equal to 100 microns or less. In one example, the photovoltaic devices that are described herein will have a footprint, i.e., width by length dimension, of 100 microns×100 microns. In some embodiments, the methods and structures described herein include a thick window layer and a thin base layer. This can provide an optimized structure for reduced resistance and can also provide a charge screening affect. The use of a thick window layer and a thin base layer is contrary to prior photovoltaic cells designs that employ a thin window layer and a thicker base layer. Previously, it was believed that a thin layer and a thicker base was advantageous for optimizing maximum absorption of sunlight, but it has been determined in focused light applications, such as laser light applications, a thicker window can be used to extract more charge at high output voltage, i.e., provide a high fill factor. The details of the methods and structures of the present disclosure are now described with greater detail with reference to
The p-n junction 50a of the type III-V semiconductor material layer 50, as well as the window layer 75a, is composed of a type III-V semiconductor material. The term “III-V semiconductor material” denotes a semiconductor material that includes at least one element from Group IIIB of the Periodic Table of Elements under the Old International Union of Pure and Applied Chemistry (IUPAC) classification system, or Group 13 of the New International Union of Pure and Applied Chemistry classification system; and at least one element from Group VB of the Periodic Table of Elements, or Group 15 of the New International Union of Pure and Applied Chemistry classification system. In some embodiments, the III-V semiconductor material may be selected from the group of (AlSb), aluminum arsenide (AlAs), aluminum nitride (AlN), aluminum phosphide (AlP), gallium arsenide (GaAs), gallium phosphide (GaP), indium antimonide (InSb), indium arsenic (InAs), indium nitride (InN), indium phosphide (InP), aluminum gallium arsenide (AlGaAs), indium gallium phosphide (InGaP), aluminum indium arsenic (AlInAs), aluminum indium antimonide (AlInSb), gallium arsenide nitride (GaAsN), gallium arsenide antimonide (GaAsSb), aluminum gallium nitride (AlGaN), aluminum gallium phosphide (AlGaP), indium gallium nitride (InGaN), indium arsenide antimonide (InAsSb), indium gallium antimonide (InGaSb), aluminum gallium indium phosphide (AlGaInP), aluminum gallium arsenide phosphide (AlGaAsP), indium gallium arsenide phosphide (InGaAsP), indium arsenide antimonide phosphide (InArSbP), aluminum indium arsenide phosphide (AlInAsP), aluminum gallium arsenide nitride (AlGaAsN), indium gallium arsenide nitride (InGaAsN), indium aluminum arsenide nitride (InAlAsN), gallium arsenide antimonide nitride (GaAsSbN), gallium indium nitride arsenide aluminum antimonide (GaInNAsSb), gallium indium arsenide antimonide phosphide (GaInAsSbP), and combinations thereof.
In some embodiments, the photovoltaic device is composed of a p-n junction of a first type III-V semiconductor material layers and a window layer of a second type III-V semiconductor material on the light receiving end of the p-n junction, wherein the second type III-V semiconductor material has a greater band gap than the first type III-V semiconductor material. The term “first type” and “second type” when describing the composition of the material layers for the window layer 75a and the p-n junction 50 mean that the composition for the window layer 75a and the p-n junction 50 are different. For example, the window layer 75a can be composed of indium gallium arsenide (InGaAs) or indium gallium phosphide (InGaP); and the p-n junction 50 may be composed of material layers, i.e., an emitter layer 51 and a base layer 52, that are composed of gallium arsenide (GaAs). The material layers for the p-n junction 50 are selected so that the window layer 75a is composed of a semiconductor material having a greater band gap, i.e., wider band gap, than the material layers of the p-n junction 50. A “band gap”, also called an energy gap or bandgap, is an energy range in a solid where no electron states can exist. Plotted in a graph, the band gap is the energy difference (in electron volts) between the top of the valence band and the bottom of the conduction band in insulators and semiconductors. It is the energy to promote a valence electron bound to an atom to become a conduction electron, which is free to move within the crystal lattice and serve as a charge carrier to conduct electric current. For example, gallium arsenide (GaAs) as used in the p-n junction 50 has a band gap of 1.39 eV, while indium gallium phosphide (InGaP) for the window layer 75a has a band gap that can range from 1.87 eV to 1.92 eV. Further, aluminum gallium arsenide (AlGaAs) as a material for the window layer 75a has a band gap that can range from 1.42 eV to 2.16 eV, which is greater than the band gap of gallium arsenide, as used for the p-n junction 50. By selecting that the window layer 75a is composed of a greater band gap material than the p-n junction 50, a majority of the light passes through the window layer 75a to the p-n junction 50, at which the light is absorbed.
The window layer 75a can be in direct contact with an emitter layer 51 of the p-n junction. 50. The emitter layer 51 of the p-n junction has a first conductivity type and is in direct contact with a base layer 52 that has a second conductivity type. In some embodiments, the window layer 75a has a same conductivity type, i.e., first conductivity type, as the emitter layer 51. The term “conductivity type” when describing a semiconductor material denotes that the material is doped to an n-type conductivity or a p-type conductivity. In the example that is depicted in
It is noted that the above examples of the conductivity types for the window layer 75 and the p-n junction 50 are provided for illustrative purposes only, and are not intended to limit the present disclosure to only those conductivity types. For example, the window layer 75 and the emitter layer 51 of the p-n junction 50 can also be p-type, while the base layer 52 of the p-n junction 50 can also be n-type.
The emitter layer 51 of the first conductivity type, i.e., n-type, is in direct contact with a base layer 52 of the second conductivity type, i.e., p-type, wherein due to this joining, excess electrons from n-type try to diffuse with the holes of p-type whereas excess hole from p-type try to diffuse with the electrons of n-type. Movement of electrons to the p-type side exposes positive ion cores in the n-type side of the p-n junction 50, while movement of holes to the n-type side exposes negative ion cores in the p-type side of the p-n junction 50, resulting in an electron field at the junction and forming the depletion region. Absorption of incident photons at the p-n junction 50 create electron-hole pairs, in which electron-hole pairs generate in the solar cell provided that the incident photon has an energy greater than that of the band gap. Collection of these carriers by the p-n junction prevents recombination by using a p-n junction to spatially separate the electron and the hole. The carriers are separated by the action of the electric field existing at the p-n junction. If the light-generated minority carrier reaches the p-n junction, it is swept across the junction by the electric field at the junction, where it is now a majority carrier. If the emitter and base of the solar cell are connected together (i.e., if the solar cell is short-circuited), then the light-generated carriers flow through the external circuit.
The collection of light-generated carriers does not by itself give rise to power generation. In order to generate power, a voltage must be generated as well as a current. Voltage is generated in a solar cell by a process known as the “photovoltaic effect.” The collection of light-generated carriers by the p-n junction 50 causes a movement of electrons to the n-type side and holes to the p-type side of the junction. Under short circuit conditions, the carriers exit the device as light-generated current.
The emitter layer 51 of the p-n junction 50 can have a thickness that is less than the window layer 75a. The emitter layer 51 also has a thickness that is less than the thickness of the base layer 52. For example, the emitter layer 51 has a thickness that can be nanoscale. By “nanoscale” it is meant that the thickness is less than 1 microns. In some embodiments, the thickness of the emitter layer 51 is selected to be 500 nm or less. In some embodiments, the thickness of the emitter layer 51 may range from 50 nm to 250 nm. In one example, the thickness of the emitter layer 51 may be equal to 100 nm.
In contrast to the emitter layer 51, the base layer 52 typically has a macroscale thickness. By “macroscale” it is meant that the thickness is greater than 1 micron. In some embodiments, the thickness of the base layer 52 is 1 micron or greater. For example, the thickness of the base layer 52 can range from 1 micron to 10 microns. In some embodiments, the thickness of the base layer 52 ranges from 2 microns to 5 microns. In one example, the thickness of the base layer 52 is 3 microns.
The base layer 52 of the p-n junction 50 may be in direct contact with a back surface field (BSF) layer 40. The back surface field (BSF) layer 40 can be composed of the same base semiconductor material as the window layer 75a. In some embodiments, the window layer 75a is used in order to reduce the surface recombination velocity. Similarly, a back-surface field (BSF) layer 40 reduces the scattering of carriers towards the tunnel junction. Further, both the window layer 75a and BSF layers 40 can be transparent to wavelengths absorbed by the next p-n junction. The back surface field (BSF) layer 40 can be composed of aluminum gallium arsenide (AlGaAs), and can have a thickness ranging from 100 nm to 3 microns. The BSF layer 40 can have a same conductivity type as the base layer 52 of the p-n junction 50. For example, the BSF layer 40 can be doped to an n-type conductivity type.
In some embodiments, a buffer layer 30 may be present between the (BSF) layer 40 and the substrate 10. The buffer layer 30 is typically composed of a semiconductor material having a lattice dimension between the supporting substrate 10 and the BSF layer 40. For example, the buffer layer 30 may be composed of gallium arsenide. The conductivity type of the buffer layer 30 is typically the same as the conductivity type of the back surface filed layer 40. For example, if the base layer 52 of the p-n junction is n-type, the BSF layer 40 is also n-type, and the buffer layer 30 is also n-type.
The supporting substrate 10 is present at the end of the photovoltaic device that is opposite the light receiving end of the device, at which the window layer 75a is present. The supporting substrate 10 is composed of an electrically conductive semiconductor material. For example, the supporting substrate 10 may be composed of a type IV semiconductor material, such as silicon or germanium or silicon germanium, or a type III-V semiconductor material. In one example, the supporting substrate 10 is composed of p-type gallium arsenide.
Still referring to
The photovoltaic device 100a that is depicted in
The window bilayer 75b is composed of a second type III-V semiconductor material layer 76 on a light receiving end of the p-n junction 50b and a transparent dielectric layer 77 present on the second type III-V semiconductor material layer 76, in which the second type III-V semiconductor material layer 76 has a greater band gap than the first type III-V semiconductor material of the p-n junction 50b, and the window bilayer of the photovoltaic device has a cross-sectional area of microscale. In the example depicted in
One difference between the embodiment of the photovoltaic device 100a that is depicted in
The second layer of the bilayer window 75b is a transparent oxide material 77 that can be selected to allow for laser light, lamp light or LED light to pass through the transparent oxide material 77 without attenuation. The transparent oxide material 77 is an electrically conductive layer that is in direct contact with a majority of the second type III-V semiconductor material layer 76. The transparent oxide (TCO) material 77 may be indium tin oxide (ITO), but alternatives can include fluorine doped tin oxide (FTO), or doped zinc oxide (ZnO).
The thickness of the transparent oxide material 77 is selected to extract more charge from the photovoltaic device 100b at high output voltage, e.g., provide a high fill factor. For example, the thickness of the transparent oxide material 77 can be selected so that the combination of the transparent oxide material 77 and the second type III-V semiconductor material layer 76 of the p-n junction 50 has a microscale cross-sectional area. For example, when the second type III-V semiconductor material layer 76 of the window bilayer 75 has a thickness ranging from 200 nm to 1 micron, the transparent conductive oxide 77 can have a thickness ranging from 100 nm to 5 microns. In some embodiments, the transparent conductive oxide 77 can have a thickness ranging from 200 nm to 800 nm. In other embodiments, the transparent conductive oxide 77 can have a thickness of 300 nm to 700 nm.
The transparent conductive oxide 77 may have a conformal thickness and may be present over electrodes 20a′ of a type III-V semiconductor material that are present on opposing ends of the second type III-V semiconductor material layer 76 of the window bilayer 75b. The term “conformal” denotes a layer having a thickness that does not deviate from greater than or less than 30% of an average value for the thickness of the layer. A second set of electrodes 20a″ may be present on the transparent conductive oxide 77 that are present over the electrodes 20a′ to the second type III-V semiconductor material layer 76. Another set of electrodes 20b, which may also be composed of a type III-V semiconductor material, e.g., gallium arsenide (GaAs), may be present in contact with the substrate 10.
In some embodiments, the photovoltaic device 100b that is depicted in
In another aspect, a method of forming a photovoltaic device is providing that includes forming a p-n junction 50a, 50b of type III-V semiconductor material layer having a microscale footprint on a supporting substrate 10; and forming a window layer 75a, 75b on the light receiving end of the p-n junction 50a, 50b, the window layer has a cross-sectional area of a microscale. Referring to
The terms “epitaxial growth and/or deposition” means the growth of a semiconductor material on a deposition surface of a semiconductor material, in which the semiconductor material being grown has substantially the same crystalline characteristics as the semiconductor material of the deposition surface. The term “epitaxial material” denotes a material that is formed using epitaxial growth. In some embodiments, when the chemical reactants are controlled and the system parameters set correctly, the depositing atoms arrive at the deposition surface with sufficient energy to move around on the surface and orient themselves to the crystal arrangement of the atoms of the deposition surface. Thus, in some examples, an epitaxial film deposited on a {100} crystal surface will take on a {100} orientation.
Chemical vapor deposition (CVD) is a deposition process in which a deposited species is formed as a result of chemical reaction between gaseous reactants at greater than room temperature (25° C. to 900° C.); wherein solid product of the reaction is deposited on the surface on which a film, coating, or layer of the solid product is to be formed. Variations of CVD processes include, but not limited to, Atmospheric Pressure CVD (APCVD), Low Pressure CVD (LPCVD) and Plasma Enhanced CVD (PECVD), Metal-Organic CVD (MOCVD) and combinations thereof may also be employed. In some preferred embodiments, the CVD process used to form the lower junction may be metal organic chemical vapor deposition.
A number of different sources may be used for the deposition of epitaxial type III-V semiconductor material. In some embodiments, the sources for epitaxial growth of type III-V semiconductor material include solid sources containing In, Ga, N, P elements and combinations thereof and/or a gas precursor selected from the group consisting of trimethylgallium (TMG), trimethylindium (TMI), Trimethylaluminum (TMA), tertiary-butylphosphine (TBP), phosphine (PH3), ammonia (NH3), and combinations thereof.
The material layers for the emitter layer 51 of the p-n junction 50a, 50b, and the base layer 52, may be doped n-type or p-type using in situ doping. By “in-situ” it is meant that the dopant that provides the conductivity type of the material layer, e.g., material layer that contributes to providing a junction, is introduced as the material layer is being formed. To provide for in-situ doped p-type or n-type conductivity, the dopant gas may be selected from the group consisting of bis-cyclopentadienyl-magnesium (Cp2Mg), silane (SiH4), disilane (Si2H6), germane (GeH4), carbon tetrabromide (CBr4) and combinations thereof. Similarly, the semiconductor layers of the window layer 75a, 76 may be doped using in situ doping.
It is further noted that the BSF layers 40, the buffer layer 30, and the supporting substrate 10 may be formed using epitaxial deposition, e.g., via chemical vapor deposition, in combination with in situ doping. The combination of the window layer 75a, 75b, the p-n junction 50a, 50b, the BSF layer 40, the buffer layer 30 and the supporting substrate 10 may be formed in a material stack, which can be referred to as a III-V photovoltaic cell stack, that is collectively depicted as reference number 200 in
In some embodiments, the III-V photovoltaic cell stack 200 is formed on a growth substrate 201. The growth substrate 201 may be composed of germanium (Ge). In one example, forming the III-V photovoltaic cell stack 200 may begin with the second type III-V semiconductor material that provides the window layer 75a, 76 being epitaxially formed on a deposition surface of the growth substrate 201. This can be followed by deposition sequence for the emitter layer 51 of the p-n junction 50a, 50b, the base layer 52 of the p-n junction 50a, 50b, and the back surface field (BDF) layer 40. In a following process sequence the buffer layer 30 and the supporting substrate 10 may be deposited. It is noted that this is only one example of a method for forming the photovoltaic cell stack 200, and that other deposition process sequences may be equally applicable.
For example, in some embodiments, a semiconductor contact layer may be formed on the window layer 75a, 76a that is to be patterned in a later process step to provide contacts to the window layer 75a, 76.
Referring to
In some embodiments, the III-V photovoltaic cell stack 200 may be patterned and etched at this stage of the process flow to provide the geometry of the stack of semiconductor materials that are depicted in
Thereafter, the contacts 20a, 20a′, 20b may be formed to each of the window layer 75a, 76 and supporting substrate 10 using deposition, photolithography and etching processes. In some embodiments, the contacts 20a, 20b may include a semiconductor portion, such as a doped III-V semiconductor material, e.g., n-type and/or p-type gallium arsenide (GaAs) and a metal contact upper layer. As noted above, a semiconductor contact layer may be formed on the upper surface of the window layer 75a, 76 that provides the semiconductor portion of the contacts 20a, 20a′ to the window layer 75a, 76. The buffer layer 30 may be patterned to provide the semiconductor portion of the contacts 20b to the supporting substrate 10.
The metal contact upper layer for the contacts 20a, 20a′, 20b may be deposited using a physical vapor deposition (PVD) process. The PVD process may include plating, electroplating, electroless plating and combinations thereof. The deposited metal layers may be patterned and etched, along with the underlying semiconductor portions, using photolithography and etching to provide the desired geometry of the contacts 20a, 20a′, 20b.
To provide the conductive oxide layer 77 for the embodiment of the photovoltaic device 100b that is depicted in
Referring to
Following bonding of the photovoltaic structures 205 to the carrier wafer 206, the photovoltaic structures 205 may be de-bonded from the glass handling substrate 202. Debonding may be provided by any process that removes the adhesive nature of the adhesive bonding layer 203, which can include heating, e.g., laser heating.
In some embodiments, the method that is described with reference to
The data plotted in
The data plotted in
The present embodiments can include a design for an integrated circuit chip, which can be created in a graphical computer programming language, and stored in a computer storage medium (such as a disk, tape, physical hard drive, or virtual hard drive such as in a storage access network). If the designer does not fabricate chips or the photolithographic masks used to fabricate chips, the designer can transmit the resulting design by physical means (e.g., by providing a copy of the storage medium storing the design) or electronically (e.g., through the Internet) to such entities, directly or indirectly. The stored design is then converted into the appropriate format (e.g., GDSII) for the fabrication of photolithographic masks, which typically include multiple copies of the chip design in question that are to be formed on a wafer. The photolithographic masks are utilized to define areas of the wafer (and/or the layers thereon) to be etched or otherwise processed.
Methods as described herein can be used in the fabrication of integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case, the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case, the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
It should also be understood that material compounds will be described in terms of listed elements, e.g., SiGe. These compounds include different proportions of the elements within the compound, e.g., SiGe includes SixGe1-x, where x is less than or equal to 1, etc. In addition, other elements can be included in the compound and still function in accordance with the present principles. The compounds with additional elements will be referred to herein as alloys.
It is to be appreciated that the use of any of the following “/”, “and/or”, and “at least one of”, for example, in the cases of “A/B”, “A and/or B” and “at least one of A and B”, is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of both options (A and B). As a further example, in the cases of “A, B, and/or C” and “at least one of A, B, and C”, such phrasing is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B) only, or the selection of the first and third listed options (A and C) only, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C). This may be extended, as readily apparent by one of ordinary skill in this and related arts, for as many items listed.
Having described preferred embodiments of a system and method (which are intended to be illustrative and not limiting), it is noted that modifications and variations can be made by persons skilled in the art in light of the above teachings. It is therefore to be understood that changes may be made in the particular embodiments disclosed which are within the scope of the invention as outlined by the appended claims. Having thus described aspects of the invention, with the details and particularity required by the patent laws, what is claimed and desired protected by Letters Patent is set forth in the appended claims.
Sadana, Devendra K., Shahidi, Ghavam G., Gershon, Talia S., Li, Ning
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
6743974, | May 08 2001 | Massachusetts Institute of Technology | Silicon solar cell with germanium backside solar cell |
7081584, | Sep 05 2003 | Solar based electrical energy generation with spectral cooling | |
9331228, | Feb 11 2008 | SUNCORE PHOTOVOLTAICS, INC | Concentrated photovoltaic system modules using III-V semiconductor solar cells |
20100218819, | |||
20120199184, | |||
20150162478, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
May 01 2017 | GERSHON, TALIA S | International Business Machines Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 051127 | /0690 | |
May 01 2017 | LI, NING | International Business Machines Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 051127 | /0690 | |
May 01 2017 | SADANA, DEVENDRA K | International Business Machines Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 051127 | /0690 | |
May 02 2017 | SHAHIDI, GHAVAM G | International Business Machines Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 051127 | /0690 | |
Nov 27 2019 | International Business Machines Corporation | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Nov 27 2019 | BIG: Entity status set to Undiscounted (note the period is included in the code). |
Date | Maintenance Schedule |
Jan 25 2025 | 4 years fee payment window open |
Jul 25 2025 | 6 months grace period start (w surcharge) |
Jan 25 2026 | patent expiry (for year 4) |
Jan 25 2028 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jan 25 2029 | 8 years fee payment window open |
Jul 25 2029 | 6 months grace period start (w surcharge) |
Jan 25 2030 | patent expiry (for year 8) |
Jan 25 2032 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jan 25 2033 | 12 years fee payment window open |
Jul 25 2033 | 6 months grace period start (w surcharge) |
Jan 25 2034 | patent expiry (for year 12) |
Jan 25 2036 | 2 years to revive unintentionally abandoned end. (for year 12) |