A receiver (100) with an antenna array (150) provides interference reduction for blocking signals received by the receiver (100) by controlling different receiver blocks (110) associated with different antenna elements (112) of the array (150) differently, particularly for those antenna elements (112) in the corner or proximate a corner or edge of the array (150), responsive to a power level of a combined signal resulting from all antenna elements (112). As a result, the solution presented herein enables a receiver (100) to more accurately target the gain control such that the antenna elements (112) and associated receiver circuitry (110) most likely to be impacted by unwanted signals have a reduced gain, while the antenna elements (112) and associated receiver circuitry (110) less likely to be impacted by unwanted signals can operate with a higher gain.
|
26. A non-transitory computer readable medium storing a computer program product for controlling a receiver, the computer program product comprising software instructions which, when run on at least one processing circuit in the receiver, causes the receiver to:
process a signal with a plurality of receiver block circuits by, for each receiver block circuit:
receiving the signal by an antenna element of the antenna array; and
amplifying the received signal using a variable gain amplifier to generate an amplified signal;
combine the amplified signals output by the plurality of receiver block circuits using a combiner to generate a combined signal;
set a gain, using a gain control circuit, for each of the variable gain amplifiers responsive to the combined signal; and
control the processing of each receiver block circuit in a set of edge receiver block circuits responsive to the combined signal, said set of edge receiver block circuits comprising one or more receiver block circuits with at least one edge antenna element, and said set of edge receiver block circuits comprising fewer than the plurality of receiver block circuits.
15. A method of receiving one or more wireless signals from one or more wireless devices via an antenna array comprising a plurality of antenna elements including a plurality of edge antenna elements at one or more of the outer edges of the antenna array, the method comprising:
processing a signal with a plurality of receiver block circuits by, for each receiver block circuit:
receiving the signal by an antenna element of the antenna array; and
amplifying the received signal using a variable gain amplifier to generate an amplified signal;
combining the amplified signals output by the plurality of receiver block circuits using a combiner to generate a combined signal;
setting a gain, using a gain control circuit, for each of the variable gain amplifiers responsive to the combined signal; and
controlling the processing of each receiver block circuit in a set of edge receiver block circuits responsive to the combined signal, said set of edge receiver block circuits comprising one or more receiver block circuits with at least one edge antenna element, and said set of edge receiver block circuits comprising fewer than the plurality of receiver block circuits.
1. A receiver configured to receive one or more wireless signals from one or more wireless devices via an antenna array comprising a plurality of antenna elements including a plurality of edge antenna elements at one or more outer edges of the antenna array, the receiver comprising:
a plurality of receiver block circuits, each receiver block circuit comprising:
an antenna element of the antenna array; and
a variable gain amplifier configured to amplify a signal received by the corresponding antenna element to generate an amplified signal;
a combiner configured to combine the amplified signals output by the plurality of receiver block circuits to generate a combined signal;
a gain control circuit configured to set a gain for each of the variable gain amplifiers responsive to the combined signal; and
an interference control circuit configured to control each receiver block circuit in a set of edge receiver block circuits responsive to the combined signal, said set of edge receiver block circuits comprising one or more receiver block circuits with at least one edge antenna element, and said set of edge receiver block circuits comprising fewer than the plurality of receiver block circuits.
27. A wireless node in a wireless network comprising:
an antenna array comprising a plurality of antenna elements including a plurality of edge antenna elements at one or more outer edges of the antenna array; and
a receiver configured to receive one or more wireless signals from one or more wireless devices via the antenna array, the receiver comprising:
a plurality of receiver block circuits, each receiver block circuit comprising:
an antenna element of the antenna array; and
a variable gain amplifier configured to amplify a signal received by the corresponding antenna element to generate an amplified signal;
a combiner configured to combine the amplified signals output by the plurality of receiver block circuits to generate a combined signal;
a gain control circuit configured to set a gain for each of the variable gain amplifiers responsive to the combined signal; and
an interference control circuit configured to control each receiver block circuit in a set of edge receiver block circuits responsive to the combined signal, said set of edge receiver block circuits comprising one or more receiver block circuits with at least one edge antenna element, and said set of edge receiver block circuits comprising fewer than the plurality of receiver block circuits.
2. The receiver of
the antenna array comprises a grid of the antenna elements comprising a corner antenna element in each corner of the grid; and
the set of edge receiver block circuits comprises the receiver block circuits with the corner antenna elements.
3. The receiver of
the antenna array comprises a grid of the antenna elements comprising a plurality of corner antenna elements within each corner of the grid; and
the set of edge receiver block circuits comprises the receiver block circuits with the plurality of corner antenna elements within each corner of the grid.
4. The receiver of
5. The receiver of
6. The receiver of
7. The receiver of
8. The receiver of
9. The receiver of
10. The receiver of
11. The receiver of
an analog-to-digital converter (ADC) operatively connected to the combiner and configured to convert the combined signal to a digital combined signal;
an automatic gain control (AGC) circuit operatively connected to the ADC and configured to set the gain for each of the variable gain amplifiers responsive to the digital combined signal;
wherein the interference control circuit controls each receiver block circuit in the set of edge receiver block circuits when the combined signal exceeds a dynamic range of the ADC.
12. The receiver of
14. The receiver of
16. The method of
the antenna array comprises a grid of the antenna elements comprising a corner antenna element in each corner of the grid; and
the set of edge receiver block circuits comprises the receiver block circuits comprising the corner antenna elements.
17. The method of
the antenna array comprises a grid of the antenna elements comprising a plurality of corner antenna elements within each corner of the grid; and
the set of edge receiver block circuits comprises the receiver block circuits with the plurality of corner antenna elements within each corner of the grid.
18. The method of
19. The method of
20. The method of
21. The method of
22. The method of
23. The method of
24. The method of
25. The method of
the gain control circuit comprises an analog-to-digital converter (ADC) configured to convert the combined signal to a digital combined signal, and an automatic gain control (AGC) circuit operatively connected to the ADC and configured to set the gain for each of the variable gain amplifiers responsive to the digital combined signal;
controlling processing of each receiver block circuit in the set of edge receiver block circuits comprises controlling each receiver block circuit in the set of edge receiver block circuits when the combined signal exceeds a dynamic range of the ADC.
|
The solution(s) presented herein generally relate to antenna control, and more particularly relate to variable antenna control for specific antenna elements.
Some 5th Generation (5G) cellular systems use Advanced Antenna Systems (AASs), which comprise a phased-controlled (or a time delay-controlled) array of antennas, to increase capacity and/or coverage for a corresponding cellular system by enabling beamforming of transmitted and received Radio Frequency (RF) signals. Various architectures for AAS include, but are not limited to, analog beamforming, digital beamforming, and hybrid beamforming. With analog beamforming, the RF signal (or the local oscillator signal used for up/down conversion of the wanted signal(s)) is time delayed or phase shifted. With digital beamforming, the wanted signal(s), e.g., Orthogonal Frequency Doman Multiplexing (OFDM) signals, are digitally phase shifted in the time or frequency domain to implement the time delay/phase shift. Hybrid beamforming involves some combination of digital and analog beamforming. It will be appreciated that while each architecture requires analog-to-digital conversion, the number of Analog-to-Digital Converters (ADCs) varies depending on the architecture. For example, some implementations of analog beamforming combine the received analog signals before converting the combined signal to a digital format, while implementations of digital beamforming may convert each received signal in the AAS to a digital signal with a dedicated ADC before implementing the time/phase shift, and then subsequently combine the digital signal in the time or frequency domain.
Receivers, including those using an AAS, typically use power control to control the power of a received signal. For example, a base transceiver station (BTS) may measures the power of the received signal, and send an up or down command to the transmitting device, e.g., a User Equipment (UE), to force the transmitting device to increase or decrease its transmitting power. This type of power control works well when all of the signals received by the BTS are associated with devices served by that BTS. When the BTS receives signals from UE(s) it does not serve, e.g., UE(s) served by a BTS owned by a different operator, the BTS typically cannot control the transmitting power of these “uncoordinated UEs.” As such, the uncoordinated UEs may create interfering signals that cannot be controlled via traditional power control techniques.
One conventional solution to this problem takes advantage of the fact that the unwanted signals (e.g., from the uncoordinated UEs) are typically on different frequencies than the wanted signals. Thus, the BTS may use one or more filters to filter out the unwanted signals. Because such filtering requires a steep filter response, the BTS typically implements such filtering in the digital domain.
In some instances, the combined signal power of the wanted and unwanted signals may overwhelm the receiver. For example, the combined signal power may be larger than the dynamic range of the ADC used to convert the combined analog signal to a combined digital signal. In such cases, the BTS may automatically reduce the receiver gain for all received signals, e.g., for each antenna element of the AAS, until the combined signal power falls to an acceptable level, e.g., below the dynamic range of the ADC. Because the combined signal may include both wanted and unwanted signals, such receiver gain reduction not only reduces the power of the unwanted signals, but also of the wanted signals, and thus increases the noise figure/degrades the signal-to-noise ratio for the wanted signals. Thus, there remains a need for improved interference suppression and/or gain control, particularly in the presence of unwanted interference signals from uncoordinated UEs.
The solution presented herein provides different receiver control for different antenna elements of an array antenna, particularly for those antenna elements in the corner or proximate a corner or edge of the array, to reduce the impacts of interference caused by unwanted signals. As a result, the solution presented herein enables a receiver to more accurately target the gain control such that the antenna elements and associated receiver circuitry most likely to be impacted by unwanted signals have a reduced gain, while the antenna elements and associated receiver circuitry less likely to be impacted by unwanted signals can operate with a higher gain. As such, the solution presented herein improves the SNR, and thus the Bit Error Rate (BER) and/or Block Error Rate (BLER), for the wanted signal(s).
In one exemplary embodiment, a receiver configured to receive one or more wireless signals from one or more wireless devices via an antenna array comprising a plurality of antenna elements including a plurality of edge antenna elements at one or more outer edges of the antenna array comprises a plurality of receiver block circuits, a combiner, a gain control circuit, and an interference control circuit. Each of the plurality of receiver block circuits comprises an antenna element of the antenna array and a variable gain amplifier. The variable gain amplifier is configured to amplify a signal received by the corresponding antenna element to generate an amplified signal. The combiner is configured to combine the amplified signals output by the plurality of receiver block circuits to generate a combined signal. The gain control circuit is configured to set a gain for each of the variable gain amplifiers responsive to the combined signal. The interference control circuit is configured to control each receiver block circuit in a set of edge receiver block circuits responsive to the combined signal. The set of edge receiver block circuits comprises one or more receiver block circuits with at least one edge antenna element. The set of edge receiver block circuits comprises fewer than the plurality of receiver block circuits. In some exemplary embodiments, the receiver is comprised in a wireless device. Exemplary wireless devices include, but are not limited to, a mobile station, a machine-to-machine device, and a network node.
Another exemplary embodiment comprises a method of receiving one or more wireless signals from one or more wireless devices via an antenna array comprising a plurality of antenna elements including a plurality of edge antenna elements at one or more of the outer edges of the antenna array. The method comprises processing a signal with a plurality of receiver block circuits by, for each receiver block circuit receiving the signal by an antenna element of the antenna array and amplifying the received signal using a variable gain amplifier to generate an amplified signal. The method further comprises combining the amplified signals output by the plurality of receiver block circuits using a combiner to generate a combined signal and setting a gain, using a gain control circuit, for each of the variable gain amplifiers responsive to the combined signal. The method further comprises controlling the processing of each receiver block circuit in a set of edge receiver block circuits responsive to the combined signal. The set of edge receiver block circuits comprises one or more receiver block circuits with at least one edge antenna element. The set of edge receiver block circuits comprises fewer than the plurality of receiver block circuits.
Some exemplary embodiments comprise a computer program product for controlling a receiver. The computer program product comprises software instructions which, when run on at least one processing circuit in the receiver, causes the receiver to execute the claimed method.
The solution presented herein addresses problems caused by unwanted signals received by a receiver utilizing an antenna array to enable the receiver to better detect wanted signals. A network node, e.g., a base transceiver station (BTS), owned by a particular operator, e.g., “operator A,” is typically assigned one sub-band of a spectrum. As such, devices in the network served by a particular BTS transmit signals in that BTS's assigned sub-band at a power controlled by the serving BTS. Various forms of interference may interfere with the BTS's ability to receive and/or detect the wanted signals. For example, other devices in the network served by a different BTS, e.g., a BTS owned by “operator B” may transmitting signals in another sub-band of the spectrum that interfere with the wanted signals at the serving BTS. Such devices are referred to herein as “uncoordinated devices” or “blocking devices,” and their transmitted signals are interchangeably referred to herein as “blocking signals” or “unwanted signals” because they typically interfere with and/or block the reception of the wanted signals.
While various filtering options may be used to remove such unwanted signals, some circumstances cause the unwanted signals to overload the receiver, resulting in an undesirable decrease in the receiver gain. For example, if the sum of the wanted signal(s) and the blocking signal(s) becomes larger than the dynamic range of the analog-to-digital converter(s) (ADC) of the receiver, the receiver may automatically reduce the gain of the receiver until the analog part of the receiver once again outputs a signal at a desirable level, e.g., below the dynamic range of the ADC. This problem also applies when the BTS includes an AAS using angular beamforming, where the impact of the interference depends not only on the distance between the blocking device and the receiver, but also on the angle of arrival of the blocking signal. Because the gain reduction implemented by the receiver applies equally to all branches of the receiver (and thus to all signals received by all antenna elements of an array antenna), conventional receiver gain reduction techniques result in a higher receiver noise figure (NF), particularly when the reason for the gain reduction is the presence of blocking signal(s). An increased NF results in a degraded SNR for the wanted signal, which results in higher Bit Error Rates/Block Error Rates (BERs/BLERs).
In
Because different types of network nodes experience interference from different numbers of blocking devices 22, e.g., as shown in
The solution presented herein takes advantage of the different angles of arrival for the wanted and unwanted signals at the receiver's antenna array to improve suppression of the unwanted signals in the receiver 100.
The set of edge receiver block circuits 110edge comprise all of the receiver block circuits 110 designated as edge receiver block circuits 110edge for the network node 10. In some embodiments, the set of edge receiver block circuits 110edge may be fixed for a particular network node 10. In other embodiments, the network node 10 or another network entity controlling the network node 10 may select the edge receiver block circuits 110edge in the set responsive to any number of criteria, e.g., one or more of the location of the network node 10, an expected angle of arrival for wanted and/or blocking signals, a history of the blocking signals previously received by the network node 10, the power of the combined signal, etc. In any case, the set of edge receiver block circuits 110edge may comprise the receiver block circuits 110 corresponding to corner antenna elements 112, the receiver block circuits 110 corresponding to antenna elements 112 along an edge of the array 150, and/or the receiver block circuits 110 corresponding to antenna elements 112 proximate the corner antenna elements and/or the antenna elements along the edge of the array 150.
In one exemplary embodiment, interference control circuit 140 controls the edge receiver block circuits 110edge by adjusting the gain of the VGA(s) 114 in the edge receiver block circuits 110edge. For this embodiment, the interference control circuit 140 passes the gain control signal Gctrl output by the gain control circuit 130 to each VGA that is not in an edge receiver block circuit 110edge, but applies a different gain control VGActrl,edge to the VGAs 114 in the edge receiver block circuits 110edge. For example, the VGActrl,edge signal may set the VGAs 114 in the edge receiver block circuits 110edge to zero or to some other value lower than the gain set by Gun output by the gain control circuit 130. Alternatively, the VGActrl,edge signal may deactivate and/or turn off the power to the VGAs 114 in the edge receiver block circuits 110edge. In some embodiments, the VGAs 114 in the edge receiver block circuits 110edge may be deactivated/turned off using an on/off switch (not shown).
In another exemplary embodiment, the interference control circuit 140 controls the edge receiver block circuits 110edge by deactivating the edge antenna elements 112edge in each edge receiver block circuit 110edge. The interference control circuit 140 may deactivate the edge antenna elements 112edge by turning off the power (e.g., via an on/off switch (not shown)) and/or steering the edge antenna element 112edge away from the signal. Alternatively, the interference control circuit 140 may control the edge receiver block circuits 110edge by deactivating any element(s) in the edge receiver block circuits 110edge.
In another exemplary embodiment, the interference control circuit 140 controls the edge receiver block circuits 110edge by applying a tapering pattern to the VGAs 114 in the edge receiver block circuits 110edge. The tapering pattern defines a tapering, discussed further herein, of the gain set by the gain control circuit 130 for the VGAs 114 in the edge receiver block circuits 110edge.
In one exemplary embodiment, the gain control circuit 130 may comprises an Automatic Gain Control (AGC) circuit 132, as shown in
As noted above, interference control circuit 140 controls the edge receiver block circuits 110edge responsive to the combined signal. For example, when Scomb<T, where T represents a threshold, the interference control circuit 140 may not interfere with the normal operation of the gain control circuit 130 for all receiver block circuits 110. However, when Scomb>=T, the interference control circuit 140 may control each edge receiver block circuit 110edge according to any method disclosed herein to reduce the gain designated by the gain control circuit for some of the receiver block circuits 110, e.g., the edge receiver block circuits 110edge. In some embodiments, the threshold T may be derived from or responsive to the dynamic range of the ADC 134. In other embodiments, the threshold T may be selected by the serving network node 10 (or other network node associated with the serving network node 10) based on any desired criteria, including but not limited to, historical performance of the receiver 100, historical impact of blocking signals, limiting characteristic(s) of any receiver components, etc.
Table 1 shows more results for the example of
TABLE 1
Gain Reduction
In beam gain
Interference
Wanted/interferer
[dB]
drop [dB]
gain [dB]
improvement[dB]
0
0
0
0
−3
1.8
4
2.2
−6
2.9
7
4.1
−20
4
13
9
The example of
The solution presented herein provides multiple advantages over known gain control/interference suppression techniques. First, by using spatial selectivity (i.e., applying the additional gain control only to the edge receiver block circuits 110edge), the solution suppresses the sidelobes and thus provides high suppression of the blocking signal(s). Further, when compared to traditional AGC, where the gain is controlled the same for all receiver block circuits 110, the solution presented herein provides a low loss of signal-to-noise plus distortion ratio (SINAD) for the wanted signal. Further, the tapering/reduction of the gain is only applied responsive to the combined signal, e.g., to the power of the combined signal, and thus is only applied when needed. Further still, some embodiments provide a fast response to the presence of the blocking signal because only some receiver block circuits need the additional control, e.g., only the edge receiver block circuits need to be deactivated, which may be implemented by adding a simple on/off switch.
The solution presented herein is generally described in terms of various circuits, e.g., receiver block circuits 110, a gain control circuit 130, an interference control circuit 140, etc. The apparatuses described herein may perform the solution/methods described herein, and any other processing, by implementing any functional means, modules, units, or circuitry. In one embodiment, for example, the apparatuses comprise respective circuits or circuitry configured to perform the steps shown in the method figures. The circuits or circuitry in this regard may comprise circuits dedicated to performing certain functional processing and/or one or more microprocessors in conjunction with memory. For instance, the circuitry may include one or more microprocessor or microcontrollers, as well as other digital hardware, which may include digital signal processors (DSPs), special-purpose digital logic, and the like. The processing circuitry may be configured to execute program code stored in memory, which may include one or several types of memory such as read-only memory (ROM), random-access memory, cache memory, flash memory devices, optical storage devices, etc. Program code stored in memory may include program instructions for executing one or more telecommunications and/or data communications protocols as well as instructions for carrying out one or more of the techniques described herein, in several embodiments. In embodiments that employ memory, the memory stores program code that, when executed by the one or more processors, carries out the techniques described herein.
Those skilled in the art will also appreciate that embodiments herein further include corresponding computer programs. A computer program comprises instructions which, when executed on at least one processor of an apparatus, cause the apparatus to carry out any of the respective processing described herein. A computer program in this regard may comprise one or more code modules corresponding to the means, units, or circuits described herein.
Embodiments further include a carrier containing such a computer program. This carrier may comprise one of an electronic signal, optical signal, radio signal, or computer readable storage medium.
In this regard, embodiments herein also include a computer program product stored on a non-transitory computer readable (storage or recording) medium and comprising instructions that, when executed by a processor of an apparatus, cause the apparatus to perform as described herein.
Embodiments further include a computer program product comprising program code portions for performing the steps of any of the embodiments herein when the computer program product is executed by a computing device. This computer program product may be stored on a computer readable recording medium.
The solution presented herein may be implemented in any wireless node, including but not limited to a wireless device (WD) or network node.
As used herein, wireless device (WD) refers to a device capable, configured, arranged and/or operable to communicate wirelessly with network nodes and/or other wireless devices. Unless otherwise noted, the term WD may be used interchangeably herein with user equipment (UE). Communicating wirelessly may involve transmitting and/or receiving wireless signals using electromagnetic waves, radio waves, infrared waves, and/or other types of signals suitable for conveying information through air. In some embodiments, a WD may be configured to transmit and/or receive information without direct human interaction. For instance, a WD may be designed to transmit information to a network on a predetermined schedule, when triggered by an internal or external event, or in response to requests from the network. Examples of a WD include, but are not limited to, a smart phone, a mobile phone, a cell phone, a voice over IP (VoIP) phone, a wireless local loop phone, a desktop computer, a personal digital assistant (PDA), a wireless cameras, a gaming console or device, a music storage device, a playback appliance, a wearable terminal device, a wireless endpoint, a mobile station, a tablet, a laptop, a laptop-embedded equipment (LEE), a laptop-mounted equipment (LME), a smart device, a wireless customer-premise equipment (CPE), a vehicle-mounted wireless terminal device, etc. A WD may support device-to-device (D2D) communication, for example by implementing a 3GPP standard for sidelink communication, vehicle-to-vehicle (V2V), vehicle-to-infrastructure (V2I), vehicle-to-everything (V2X) and may in this case be referred to as a D2D communication device. As yet another specific example, in an Internet of Things (IoT) scenario, a WD may represent a machine or other device that performs monitoring and/or measurements, and transmits the results of such monitoring and/or measurements to another WD and/or a network node. The WD may in this case be a machine-to-machine (M2M) device, which may in a 3GPP context be referred to as an MTC device. As one particular example, the WD may be a UE implementing the 3GPP narrow band internet of things (NB-IoT) standard. Particular examples of such machines or devices are sensors, metering devices such as power meters, industrial machinery, or home or personal appliances (e.g. refrigerators, televisions, etc.) personal wearables (e.g., watches, fitness trackers, etc.). In other scenarios, a WD may represent a vehicle or other equipment that is capable of monitoring and/or reporting on its operational status or other functions associated with its operation. A WD as described above may represent the endpoint of a wireless connection, in which case the device may be referred to as a wireless terminal. Furthermore, a WD as described above may be mobile, in which case it may also be referred to as a mobile device or a mobile terminal.
As used herein, network node refers to equipment capable, configured, arranged and/or operable to communicate directly or indirectly with a wireless device and/or with other network nodes or equipment in the wireless network to enable and/or provide wireless access to the wireless device and/or to perform other functions (e.g., administration) in the wireless network. Examples of network nodes include, but are not limited to, access points (APs) (e.g., radio access points), base stations (BSs) (e.g., radio base stations, Node Bs, evolved Node Bs (eNBs) and NR NodeBs (gNBs)). Base stations may be categorized based on the amount of coverage they provide (or, stated differently, their transmit power level) and may then also be referred to as femto base stations, pico base stations, micro base stations, or macro base stations. A base station may be a relay node or a relay donor node controlling a relay. A network node may also include one or more (or all) parts of a distributed radio base station such as centralized digital units and/or remote radio units (RRUs), sometimes referred to as Remote Radio Heads (RRHs). Such remote radio units may or may not be integrated with an antenna as an antenna integrated radio. Parts of a distributed radio base station may also be referred to as nodes in a distributed antenna system (DAS). Yet further examples of network nodes include multi-standard radio (MSR) equipment such as MSR BSs, network controllers such as radio network controllers (RNCs) or base station controllers (BSCs), base transceiver stations (BTSs), transmission points, transmission nodes, multi-cell/multicast coordination entities (MCEs), core network nodes (e.g., MSCs, MMEs), O&M nodes, OSS nodes, SON nodes, positioning nodes (e.g., E-SMLCs), and/or MDTs. As another example, a network node may be a virtual network node as described in more detail below. More generally, however, network nodes may represent any suitable device (or group of devices) capable, configured, arranged, and/or operable to enable and/or provide a wireless device with access to the wireless network or to provide some service to a wireless device that has accessed the wireless network.
While the solution presented herein is described in terms of local area and wide area BSs, it will be appreciated that the solution presented herein applies to any scenario with a single blocking signal having one angle of arrival at the receiver 100 or to any scenario with multiple blocking signals having multiple angles of arrival at the receiver 100.
The solution presented herein may, of course, be carried out in other ways than those specifically set forth herein without departing from essential characteristics of the solution. The present embodiments are to be considered in all respects as illustrative and not restrictive, and all changes coming within the meaning and equivalency range of the appended claims are intended to be embraced therein.
Jakobsson, Peter, Lennartsson, Lars
Patent | Priority | Assignee | Title |
11901977, | Jan 14 2022 | BAE Systems Information and Electronic Systems Integration Inc.; Bae Systems Information and Electronic Systems Integration INC | Delay compensated analog beam forming network |
Patent | Priority | Assignee | Title |
11158940, | Mar 13 2017 | TELEFONAKTIEBOLAGET LM ERICSSON PUBL | Self-calibration of antenna array system |
11177567, | Feb 23 2018 | Analog Devices International Unlimited Company | Antenna array calibration systems and methods |
4870424, | Oct 25 1982 | Ball Aerospace & Technologies Corp | Method and apparatus for reducing unwanted r.f. signal antenna reception/transmission |
5017928, | Aug 22 1990 | The United States of America as represented by the Secretary of the Air | Low sidelobe array by amplitude edge tapering the edge elements |
20020103013, | |||
20040157645, | |||
20180115064, | |||
20180269579, | |||
20210050668, | |||
WO2016003341, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jun 08 2018 | Telefonaktiebolaget LM Ericsson (publ) | (assignment on the face of the patent) | / | |||
Jun 12 2018 | JAKOBSSON, PETER | TELEFONAKTIEBOLAGET LM ERICSSON PUBL | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 054430 | /0950 | |
Jun 12 2018 | LENNARTSSON, LARS | TELEFONAKTIEBOLAGET LM ERICSSON PUBL | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 054430 | /0950 |
Date | Maintenance Fee Events |
Nov 20 2020 | BIG: Entity status set to Undiscounted (note the period is included in the code). |
Date | Maintenance Schedule |
Mar 29 2025 | 4 years fee payment window open |
Sep 29 2025 | 6 months grace period start (w surcharge) |
Mar 29 2026 | patent expiry (for year 4) |
Mar 29 2028 | 2 years to revive unintentionally abandoned end. (for year 4) |
Mar 29 2029 | 8 years fee payment window open |
Sep 29 2029 | 6 months grace period start (w surcharge) |
Mar 29 2030 | patent expiry (for year 8) |
Mar 29 2032 | 2 years to revive unintentionally abandoned end. (for year 8) |
Mar 29 2033 | 12 years fee payment window open |
Sep 29 2033 | 6 months grace period start (w surcharge) |
Mar 29 2034 | patent expiry (for year 12) |
Mar 29 2036 | 2 years to revive unintentionally abandoned end. (for year 12) |