A printed circuit board (‘PCB’) including a substrate integrated waveguide (‘SIW’) formed using two ground planes representing the top and bottom walls of the waveguide, tightly pitched ground vias to act as two side walls and two back walls, and a pair of monopole antennas placed at each end of the siw acting as signal feeding/receiving structures is disclosed. The waveguide dominant mode cut off frequency is determined by the spacing between the two side walls. Within each monopole antenna pair, the first monopole antenna operates at a first frequency while the second monopole antenna operates at another frequency. For each monopole antenna pair, the first monopole antenna and the second monopole antenna are located in the siw at a distance from the back wall optimal for each operating frequency.
|
1. A printed circuit board (PCB′) comprising:
a substrate integrated waveguide (′ SIW′) formed by two ground planes and ground vias spaced so as to function as two side walls and a back wall with the spacing between the two side walls determining a waveguide dominant mode cutoff frequency;
a first monopole antenna; and
a second monopole antenna,
wherein the first monopole antenna and the second monopole antenna are located in the siw at a respective distance from the back wall optimal for a respective operating frequency of the first monopole antenna and the second monopole antenna, and wherein the first and second monopole antennas are offset laterally from an axis of the siw perpendicular to the back wall.
9. A method of providing a printed circuit board (PCB′) comprising:
determining, by a substrate integrated waveguide (‘SIW’) creator module, desired physical configuration attributes for a siw formed by two ground planes and ground vias, the ground vias spaced so as to function as two side walls and a back wall with the spacing between the two side walls determining a waveguide dominant mode cutoff frequency;
determining a location of a first monopole antenna, wherein the first monopole antenna is located in the siw, between the two ground planes and the two side walls of the siw, at a first distance from the back wall optimal for its operating frequency; and
determining a second location of a second monopole antenna, wherein the second monopole antenna is located in the siw at a second distance from the back wall optimal for its operating frequency.
2. The PCB of
3. The PCB of
4. The PCB of
a third monopole antenna located in the siw at a distance from the back wall optimal for its operating frequency, wherein the waveguide dominant mode frequency range is divided into thirds, and wherein the operating frequency of each of the first, second, and third monopole antenna is selected to be within each of the respective thirds of the waveguide dominant mode frequency range.
5. The PCB of
6. The PCB of
a third monopole antenna; and
a fourth monopole antenna,
wherein the third monopole antenna and fourth monopole antenna are located in the siw at a distance from the back wall optimal for each operating frequency, wherein the waveguide dominant mode frequency range is divided into quarters, and wherein the operating frequency of each of the first, second, third, and fourth monopole antenna is selected to be within each of the respective quarters of the waveguide dominant mode frequency range.
7. The PCB of
8. The PCB of
10. The method of
11. The method of
12. The method of
13. The method of
determining the location of a third monopole antenna; wherein the third monopole antenna is located in the siw at a distance from the back wall optimal for its operating frequency, wherein the waveguide dominant mode frequency range is divided into thirds, and wherein the operating frequency of each of the first, second, and third monopole antenna is selected to be within each of the respective thirds of the waveguide dominant mode frequency range.
14. The method of
15. The method of
determining the location of a third monopole antenna, wherein the third monopole antenna is located in the siw at a distance from the back wall optimal for its operating frequency; and
determining the location of a fourth monopole antenna, wherein the fourth monopole antenna is located in the siw at a distance from the back wall optimal for its operating frequency,
wherein the waveguide dominant mode frequency range is divided into quarters, and wherein the operating frequency of each of the first, second, third, and fourth monopole antenna is selected to be within each of the respective quarters of the waveguide dominant mode frequency range.
16. The method of
17. The method of
|
The field of the present disclosure is high speed signaling, or, more specifically, methods, apparatus, and products for providing a printed circuit board (‘PCB’) with substrate integrated waveguides (‘SIW’) that uses multi-band monopole antenna feeds for high speed communications.
In current computing environments including servers, high speed communication buses have increasing data transfer rates and bandwidth. As data rates increase, signal frequency bandwidths are increasing in size, going from microwave to millimeter wave frequencies. Communications waveguides or transmission lines characterized with low attenuations at higher frequencies are desired.
Methods, systems, and apparatus for providing a PCB with SIW that uses multi-band monopole antenna feeds for high speed communications are disclosed in this specification. A PCB with SIW using multi-band monopole antenna feeds for high speed communications is provided by a printed circuit board including a substrate integrated waveguide formed by two ground planes and ground vias spaced so as to act as two side walls and a back wall with the spacing between the two side walls determining a waveguide dominant mode cutoff frequency; a first monopole antenna; and a second monopole antenna, wherein the first monopole antenna and the second monopole antenna are located in the SIW at a distance from the back wall optimal for each operating frequency.
Creating a SIW within a PCB includes determining desired physical configuration attributes for an SIW formed by two ground planes and ground vias, the ground vias spaced so as to act as two side walls and a back wall with the spacing between the two side walls determining a waveguide dominant mode cutoff frequency; determining the location of a first monopole antenna, wherein the first monopole antenna is located in the SIW at a distance from the back wall optimal for its operating frequency; and determining the location of a second monopole antenna, wherein the second monopole antenna is located in the SIW at a distance from the back wall optimal for its operating frequency.
The foregoing and other objects, features and advantages of the disclosure will be apparent from the following more particular descriptions of exemplary embodiments of the present disclosure as illustrated in the accompanying drawings wherein like reference numbers generally represent like parts of exemplary embodiments of the present disclosure.
Example multi-layer printed circuit boards (‘PCBs’) as well as methods of making and using such PCBs with SIW using multi-band monopole antenna feeds for high speed communications in accordance with the present disclosure are described with reference to the accompanying drawings, beginning with
A PCB includes multiple layers of conductive layers including power planes and ground planes and substrate layers with etched conductive pathways. In a PCB with a microstrip or stripline, a signal is propagated down the microstrip or stripline. Microstrips and striplines are small, as small as less than 1 mm width including spacing, and are easy to fabricate. However, microstrips and striplines are lossy. In a rectangular waveguide, a signal is propagated down the waveguide. The rectangular waveguide is filled with a dielectric and the side walls are metal. A substrate integrated waveguide is formed by a top and bottom ground plane of a PCB with side walls formed by closely spaced ground vias. A SIW includes an antenna at one end that transmits or feeds the signal and an antenna at the other end that receives the signal. A SIW is more difficult to fabricate and has a large footprint in the PCB compared to a stripline or microstrip but has low loss.
In the example of
In the PCB (100) of
For further explanation,
In the PCB (200) of
For further explanation,
As shown in
For further explanation,
In the PCB (300) of
As described above in
The monopole antennas function either as signal feeding or signal receiving structures. Signal feeding/receiving antennas exist on both ends of an SIW. At each SIW end, two monopole antennas exist with each operating at a different frequency. At each SIW end, the first monopole antenna length and location in the SIW relative to the back wall are determined for the first monopole antenna operating frequency; and the second monopole antenna length and location in the SIW relative to the back wall are determined for the second monopole antenna operating frequency. Each signal would have its own frequency range and there would be no crosstalk.
While the embodiments described with reference to the figures include dividing the wide frequency band into two halves, it should be understood that the dominant mode frequency range can be subdivided further, into thirds, quarters, or more. Additional monopole antennas would require the placement to be optimized by a lateral and axial offset to reduce interference and improve insertion loss. The width of the SIW determined by the spacing between SIW side walls made of tightly pitched ground vias determines the frequency range of the dominant mode and the waveguide dominant mode cut off frequency. A narrow SIW would have a high frequency and a wider frequency range dominant mode.
For further explanation,
The example method depicted in
The example method depicted in
For further explanation,
Stored in RAM (568) is an SIW creator module (526), a module of computer program instructions used for providing a PCB with SIW that uses multi-band monopole antenna feeds for high speed communications according to embodiments of the present invention. The SIW creator module (526) of
Also stored in RAM (568) is an operating system (554). Operating systems useful in providing a PCB with SIW that uses multi-band monopole antenna feeds for high speed communications according to embodiments of the present invention include UNIX™, Linux™, Microsoft XP™, AIX™, IBM's i5/OS™, and others as will occur to those of skill in the art. The operating system (554) and the SIW creator module (526) in the example of
The computer (552) of
The example computer (552) of
The example computer (552) of
In view of the explanations set forth above, readers will recognize that the benefits of providing a PCB with SIW that uses multi-band monopole antenna feeds for high speed communications according to embodiments of the present disclosure include:
Exemplary embodiments of the present disclosure are described largely in the context of a fully functional computer system for providing a PCB with SIW that uses multi-band monopole antenna feeds for high speed communications. Readers of skill in the art will recognize, however, that the present invention also may be embodied in a computer program product disposed upon computer readable storage media for use with any suitable data processing system. Such computer readable storage media may be any storage medium for machine-readable information, including magnetic media, optical media, or other suitable media. Examples of such media include magnetic disks in hard drives or diskettes, compact disks for optical drives, magnetic tape, and others as will occur to those of skill in the art. Persons skilled in the art will immediately recognize that any computer system having suitable programming means will be capable of executing the steps of the method of the invention as embodied in a computer program product. Persons skilled in the art will recognize also that, although some of the exemplary embodiments described in this specification are oriented to software installed and executing on computer hardware, nevertheless, alternative embodiments implemented as firmware or as hardware are well within the scope of the present invention.
The present invention may be a system, a method, and/or a computer program product. The computer program product may include a computer readable storage medium (or media) having computer readable program instructions thereon for causing a processor to carry out aspects of the present invention.
The computer readable storage medium can be a tangible device that can retain and store instructions for use by an instruction execution device. The computer readable storage medium may be, for example, but is not limited to, an electronic storage device, a magnetic storage device, an optical storage device, an electromagnetic storage device, a semiconductor storage device, or any suitable combination of the foregoing. A non-exhaustive list of more specific examples of the computer readable storage medium includes the following: a portable computer diskette, a hard disk, a random access memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM or Flash memory), a static random access memory (SRAM), a portable compact disc read-only memory (CD-ROM), a digital versatile disk (DVD), a memory stick, a floppy disk, a mechanically encoded device such as punch-cards or raised structures in a groove having instructions recorded thereon, and any suitable combination of the foregoing. A computer readable storage medium, as used herein, is not to be construed as being transitory signals per se, such as radio waves or other freely propagating electromagnetic waves, electromagnetic waves propagating through a waveguide or other transmission media (e.g., light pulses passing through a fiber-optic cable), or electrical signals transmitted through a wire.
Computer readable program instructions described herein can be downloaded to respective computing/processing devices from a computer readable storage medium or to an external computer or external storage device via a network, for example, the Internet, a local area network, a wide area network and/or a wireless network. The network may comprise copper transmission cables, optical transmission fibers, wireless transmission, routers, firewalls, switches, gateway computers and/or edge servers. A network adapter card or network interface in each computing/processing device receives computer readable program instructions from the network and forwards the computer readable program instructions for storage in a computer readable storage medium within the respective computing/processing device.
Computer readable program instructions for carrying out operations of the present invention may be assembler instructions, instruction-set-architecture (ISA) instructions, machine instructions, machine dependent instructions, microcode, firmware instructions, state-setting data, or either source code or object code written in any combination of one or more programming languages, including an object oriented programming language such as Smalltalk, C++ or the like, and conventional procedural programming languages, such as the “C” programming language or similar programming languages. The computer readable program instructions may execute entirely on the user's computer, partly on the user's computer, as a stand-alone software package, partly on the user's computer and partly on a remote computer or entirely on the remote computer or server. In the latter scenario, the remote computer may be connected to the user's computer through any type of network, including a local area network (“LAN”) or a wide area network (“WAN”), or the connection may be made to an external computer (for example, through the Internet using an Internet Service Provider). In some embodiments, electronic circuitry including, for example, programmable logic circuitry, field-programmable gate arrays (“FPGA”), or programmable logic arrays (“PLA”) may execute the computer readable program instructions by utilizing state information of the computer readable program instructions to personalize the electronic circuitry, in order to perform aspects of the present invention.
Aspects of the present invention are described herein with reference to flowchart illustrations and/or block diagrams of methods, apparatus (systems), and computer program products according to embodiments of the invention. It will be understood that each block of the flowchart illustrations and/or block diagrams, and combinations of blocks in the flowchart illustrations and/or block diagrams, can be implemented by computer readable program instructions.
These computer readable program instructions may be provided to a processor of a general purpose computer, special purpose computer, or other programmable data processing apparatus to produce a machine, such that the instructions, which execute via the processor of the computer or other programmable data processing apparatus, create means for implementing the functions/acts specified in the flowchart and/or block diagram block or blocks. These computer readable program instructions may also be stored in a computer readable storage medium that can direct a computer, a programmable data processing apparatus, and/or other devices to function in a particular manner, such that the computer readable storage medium having instructions stored therein comprises an article of manufacture including instructions which implement aspects of the function/act specified in the flowchart and/or block diagram block or blocks.
The computer readable program instructions may also be loaded onto a computer, other programmable data processing apparatus, or other device to cause a series of operational steps to be performed on the computer, other programmable apparatus or other device to produce a computer implemented process, such that the instructions which execute on the computer, other programmable apparatus, or other device implement the functions/acts specified in the flowchart and/or block diagram block or blocks.
The flowchart and block diagrams in the Figures illustrate the architecture, functionality, and operation of possible implementations of systems, methods, and computer program products according to various embodiments of the present invention. In this regard, each block in the flowchart or block diagrams may represent a module, segment, or portion of instructions, which comprises one or more executable instructions for implementing the specified logical function(s). In some alternative implementations, the functions noted in the block may occur out of the order noted in the figures. For example, two blocks shown in succession may, in fact, be executed substantially concurrently, or the blocks may sometimes be executed in the reverse order, depending upon the functionality involved. It will also be noted that each block of the block diagrams and/or flowchart illustration, and combinations of blocks in the block diagrams and/or flowchart illustration, can be implemented by special purpose hardware-based systems that perform the specified functions or acts or carry out combinations of special purpose hardware and computer instructions.
It will be understood from the foregoing description that modifications and changes may be made in various embodiments of the present invention without departing from its true spirit. The descriptions in this specification are for purposes of illustration only and are not to be construed in a limiting sense. The scope of the present invention is limited only by the language of the following claims.
Dreps, Daniel M., Becker, Wiren D., Chun, Sungjun, Hejase, Jose A., Tang, Junyan, Myers, Joshua C., Roy Paladhi, Pavel
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
10141623, | Oct 17 2016 | International Business Machines Corporation | Multi-layer printed circuit board having first and second coaxial vias coupled to a core of a dielectric waveguide disposed in the circuit board |
10665917, | Sep 25 2015 | TELEFONAKTIEBOLAGET LM ERICSSON PUBL | Radio frequency switchable waveguide |
4716386, | Jun 10 1986 | Canadian Marconi Company | Waveguide to stripline transition |
5539361, | May 31 1995 | AIR FORCE, UNITED STATES OF AMERICA, THE | Electromagnetic wave transfer |
6359590, | May 26 2000 | Kyocera Corporation | Antenna feeder line, and antenna module provided with the antenna feeder line |
6515562, | Apr 23 1998 | Kyocera Corporation | Connection structure for overlapping dielectric waveguide lines |
7079079, | Jun 30 2004 | SKYCROSS CO , LTD | Low profile compact multi-band meanderline loaded antenna |
7205862, | Mar 13 2002 | Mitsubishi Denki Kabushiki Kaisha | Waveguide-to-microstrip transition with a multi-layer waveguide shorting portion |
8576023, | Apr 20 2010 | Rockwell Collins, Inc. | Stripline-to-waveguide transition including metamaterial layers and an aperture ground plane |
8598961, | Apr 16 2008 | TELEFONAKTIEBOLAGET LM ERICSSON PUBL | Waveguide transition for connecting U-shaped surface mounted waveguide parts through a dielectric carrier |
9531052, | Mar 19 2015 | International Business Machines Corporation | Semiconductor wafer having an integrated waveguide configured to communicate between first and second integrated circuit dies |
20120293279, | |||
20150318618, | |||
20170346169, | |||
20180248241, | |||
20190057945, | |||
20200059010, | |||
20200067178, | |||
20210210857, | |||
CN107968261, | |||
CN108832245, | |||
CN109273832, | |||
GB2497982, | |||
IN201631001532, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Oct 03 2019 | ROY PALADHI, PAVEL | International Business Machines Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 050717 | /0992 | |
Oct 03 2019 | HEJASE, JOSE A | International Business Machines Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 050717 | /0992 | |
Oct 03 2019 | TANG, JUNYAN | International Business Machines Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 050717 | /0992 | |
Oct 03 2019 | MYERS, JOSHUA C | International Business Machines Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 050717 | /0992 | |
Oct 03 2019 | DREPS, DANIEL M | International Business Machines Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 050717 | /0992 | |
Oct 04 2019 | CHUN, SUNGJUN | International Business Machines Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 050717 | /0992 | |
Oct 04 2019 | BECKER, WIREN D | International Business Machines Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 050717 | /0992 | |
Oct 14 2019 | International Business Machines Corporation | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Oct 14 2019 | BIG: Entity status set to Undiscounted (note the period is included in the code). |
Date | Maintenance Schedule |
Jul 26 2025 | 4 years fee payment window open |
Jan 26 2026 | 6 months grace period start (w surcharge) |
Jul 26 2026 | patent expiry (for year 4) |
Jul 26 2028 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jul 26 2029 | 8 years fee payment window open |
Jan 26 2030 | 6 months grace period start (w surcharge) |
Jul 26 2030 | patent expiry (for year 8) |
Jul 26 2032 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jul 26 2033 | 12 years fee payment window open |
Jan 26 2034 | 6 months grace period start (w surcharge) |
Jul 26 2034 | patent expiry (for year 12) |
Jul 26 2036 | 2 years to revive unintentionally abandoned end. (for year 12) |