A solid-state circuit is presented which may comprise a pass device, a control circuit, and a leakage current compensation circuit. The pass device may have a first terminal, a second terminal and a drive terminal, wherein the first terminal of the pass device is coupled with an input terminal of the solid-state circuit, and wherein the second terminal of the pass device is coupled with an output terminal of the solid-state circuit. The control circuit may be coupled with the drive terminal of the pass device and may be configured to drive the pass device with a driving voltage. The leakage current compensation circuit may be configured to receive a leakage current of the pass device and may be configured to forward said leakage current as a bias current to said control circuit.
|
1. A solid-state circuit comprising:
a pass device having a first terminal, a second terminal and a drive terminal, wherein the first terminal of the pass device is coupled with an input terminal of the solid-state circuit, and wherein the second terminal of the pass device is coupled with an output terminal of the solid-state circuit;
a control circuit coupled with the drive terminal of the pass device and configured to drive the pass device with a driving voltage; and
a leakage current compensation circuit configured to receive a leakage current of the pass device and to forward said leakage current as a bias current to said control circuit.
9. A method for operating a solid-state circuit, wherein the solid-state circuit comprises a pass device having a first terminal, a second terminal and a drive terminal, wherein the first terminal of the pass device is coupled with an input terminal of the solid-state circuit, and wherein the second terminal of the pass device is coupled with an output terminal of the solid-state circuit, wherein the solid-state circuit comprises a control circuit coupled with the drive terminal of the pass device, the method comprising
driving, by the control circuit, the pass device with a driving voltage;
receiving, by a leakage current compensation circuit, a leakage current of the pass device; and
forwarding, by the leakage current compensation circuit, said leakage current as a bias current to said control circuit.
2. The solid-state circuit of
3. The solid-state circuit of
4. The solid-state circuit of
5. The solid-state circuit of
6. The solid-state circuit of
7. The solid-state circuit of
8. The solid-state circuit of
10. The method of
11. The method of
forwarding, by the leakage current compensation circuit, the leakage current to said differential amplifier stage.
12. The method of
forwarding, by the leakage current compensation circuit, the leakage current to said differential amplifier stage and said further amplifier stage.
14. The method of
providing only the leakage current to the control circuit when the leakage current is greater than the minimum bias current.
15. The method of
providing the minimum leakage current to the control circuit when the leakage current is smaller than the minimum bias current.
|
The present document relates to solid-state circuits with leakage current compensation. In particular, the present document relates to linear regulators such as e.g. low-dropout (LDO) regulators with leakage current compensation circuits.
Linear regulators or low-dropout (LDO) regulators are widely used in a variety of systems to provide a regulated voltage to other circuit components. In general, such regulators are required to provide and maintain a constant voltage across a wide variety of loads and/or operating frequencies in electrical applications. In particular, it is desirable to provide a stable and accurately regulated output voltage from an unregulated and many times noisy input voltage, i.e. typically the supply voltage of the regulator.
Linear regulators typically operate between at least two supply rails, such as the supply voltage VDD (e.g. a battery voltage) and a reference voltage GND (e.g. ground). As a result of this, the voltage regulator behaves as a circuit consuming quiescent current. This quiescent current is in addition to the load current which is provided to a load of the voltage regulator. Hence, the use of a voltage regulator for providing a regulated voltage (e.g. based on the voltage of a battery) leads to an increased power consumption.
The control and compensation circuits of a linear regulator may be regarded as devices which process time-varying signals, and which require a steady current and/or voltage to operate correctly. The latter current is denoted as bias current in the present document. Put in a different way, the bias current is required to establish a proper operating condition for said control and compensation circuits of a linear regulator.
Concerning leakage current, it should be noted that—although other circuit components of the linear regulator may also contribute to the overall leakage current of the regulator—the pass device is regarded as the main source of leakage current within the present document.
The present document addresses two major components of said quiescent current: The first component is the leakage current flowing through a pass device of a linear regulator. The second component is the bias current required for stable operation of the control and compensation circuits configured to generate a drive signal for driving said pass device.
The present document addresses the above-mentioned technical problems. In particular, the present document addresses the technical problem of providing a solid-state device with improved dynamic response, increased noise immunity over a greater bandwidth, a reduced noise on the output of the solid-state circuit, and/or a reduced power consumption.
According to an aspect, a solid-state circuit is presented which may comprise a pass device, a control circuit, and a leakage current compensation circuit. The pass device may have a first terminal, a second terminal and a drive terminal, wherein the first terminal of the pass device is coupled with an input terminal of the solid-state circuit, and wherein the second terminal of the pass device is coupled with an output terminal of the solid-state circuit. The control circuit may be coupled with the drive terminal of the pass device and may be configured to drive the pass device with a driving voltage. The leakage current compensation circuit may be configured to receive a leakage current of the pass device and may be configured to forward said leakage current as a bias current to said control circuit.
By re-using the leakage current as a bias current of the control circuit, it becomes possible to increase the bias current without increasing the overall current injected into said solid-state circuit. For instance, this may be achieved by integrating the leakage current compensation circuit with a circuit configured to provide the bias current to said control circuit. The result is an improved dynamic response, increased noise immunity over a greater bandwidth, and reduced noise at the output terminal of the solid-state circuit.
For example, the solid-state circuit may be a linear regulator. More specifically, the solid-state circuit may be a low-dropout (LDO) regulator. The bias current may be regarded as current required by the control circuit to provide the correct driving signals to the pass device. The pass device itself may be a transistor such as e.g. a metal-oxide-semiconductor field effect transistor (MOSFET). The first terminal of the pass device may be a source terminal of the MOSFET, the second terminal of the pass device may be a drain terminal of the MOSFET, and the drive terminal of the pass device may be a gate terminal of the MOSFET.
The leakage current compensation circuit may be coupled to the second terminal of the pass device to receive the leakage current of the pass device. For example, the leakage current compensation circuit may be coupled to the output terminal of the solid-state circuit to receive the leakage current.
The driver circuit may comprise various control circuits, compensation circuits, as well as driver circuits for generating a driving signal of the pass device. For instance, the control circuit may comprise a differential amplifier stage configured to generate an intermediate signal based on a difference between a reference signal and a feedback signal indicative of an output voltage at the output terminal of the solid-state device. In other words, the solid-state circuit may comprise a feedback loop comprising said differential amplifier stage and said pass device. At this, said feedback signal may be e.g. derived from the output voltage using a resistive divider comprising two or more resistors. The leakage current compensation circuit may be configured to forward the leakage current to said differential amplifier stage such that the leakage current serves as bias current of the differential amplifier stage.
The control circuit may comprise a further amplifier stage coupled between the differential amplifier stage and the pass device, and the leakage current compensation circuit may be configured to forward the leakage current to said differential amplifier stage and said further amplifier stage such that the leakage current serves as bias currents of the differential amplifier stage and the further amplifier stage. The leakage current may increase as a function of temperature.
Furthermore, the control circuit may be characterized by a minimum bias current, and the solid-state circuit may be configured to provide only the leakage current to the control circuit when the leakage current is greater than the minimum bias current. At this, the minimum bias current may be the minimum bias current required by the control circuit to function correctly. Thus, in the described scenario, the solid-state circuit may not be configured to provide any additional current to the control circuit for maintaining operation of said control circuit. Thus, by re-using the leakage current, the performance of the solid-state circuit in terms of power consumption improves significantly. Since the leakage current of a solid-state circuit may increase with increasing temperature, the leakage current provided by the leakage current compensation circuit may be substantially larger than the minimum bias current when the temperature of the solid-state circuit increases. This results in an improved dynamic response, increased noise immunity over a greater bandwidth, and a reduced noise on the output of the solid-state circuit.
On the other hand, the solid-state circuit may be configured to provide the minimum leakage current to the control circuit when the leakage current is smaller than the minimum bias current. For example, the solid-state circuit may be configured to provide an additional current to the control circuit, wherein said additional current compensates for a difference between the minimum bias current and the leakage current. Thus, also in this scenario, the performance of the solid-state circuit with regard to power consumption, dynamic response, and noise immunity is substantially improved.
The solid-state circuit may comprise a comparator configured to compare the leakage current with the minimum bias current required by the control circuit. Optionally, the solid-state circuit may be configured to measure a value of the leakage current. The solid-state circuit may comprise a switching network configured to provide, based on an output signal of said comparator, the leakage current of the leakage current compensation unit and/or an additional supply current to the control circuit.
According to another aspect, a method for operating a solid-state circuit is described. The method may comprise steps which correspond to the features of the solid-state circuit described in the present document. Specifically, the method is designed for a solid-state circuit comprising a pass device having a first terminal, a second terminal and a drive terminal, wherein the first terminal of the pass device is coupled with an input terminal of the solid-state circuit, and wherein the second terminal of the pass device is coupled with an output terminal of the solid-state circuit. The solid-state circuit may comprise a control circuit coupled with the drive terminal of the pass device. The method may comprise driving, by the control circuit, the pass device with a driving voltage. The method may comprise receiving, by a leakage current compensation circuit, a leakage current of the pass device. Moreover, the method may comprise forwarding, by the leakage current compensation circuit, said leakage current as a bias current to said control circuit.
The leakage current compensation circuit may be coupled to the second terminal of the pass device to receive the leakage current of the pass device. Further, the control circuit may comprise a differential amplifier stage for generating an intermediate signal based on a difference between a reference signal and a feedback signal indicative of an output voltage at the output terminal of the solid-state device. The method may comprise forwarding, by the leakage current compensation circuit, the leakage current to said differential amplifier stage.
The control circuit may comprise a further amplifier stage coupled between the differential amplifier stage and the pass device. The method may comprise forwarding, by the leakage current compensation circuit, the leakage current to said differential amplifier stage and said further amplifier stage. The leakage current may increase as a function of temperature.
The control circuit may be characterized by a minimum bias current, and the method may comprise providing only the leakage current to the control circuit when the leakage current is greater than the minimum bias current. Alternatively, or additionally, the method may further comprise providing the minimum leakage current to the control circuit when the leakage current is smaller than the minimum bias current.
According to a further aspect, a software program is described. The software program may be adapted for execution on a processor and for performing the method steps outlined in the present document when carried out by the processor.
According to another aspect, a storage medium is described. The storage medium may comprise a software program adapted for execution on a processor and for performing the method steps outlined in the present document when carried out by the processor.
According to a further aspect, a computer program product is described. The computer program product may comprise instructions for performing the method steps outlined in the present document when carried out by the processor.
It should be noted that the methods and systems including its preferred embodiments as outlined in the present document may be used stand-alone or in combination with the other methods and systems disclosed in this document. In addition, the features outlined in the context of a system are also applicable to a corresponding method. Furthermore, all aspects of the methods and systems outlined in the present document may be arbitrarily combined. In particular, the features of the claims may be combined with one another in an arbitrary manner.
In the present document, the term “couple”, “connect”, “coupled” or “connected” refers to elements being in electrical communication with each other, whether directly connected e.g., via wires, or in some other manner.
The present invention is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings in which like reference numerals refer to similar or identical elements, and in which
PLOSS=VDD×(IQILEAK).
A specific example of a solid-state circuit is a linear regulator.
In the example of
The linear regulator 300 may employ direct feedback, as the bias currents for the control and compensation circuits 32, 33 are provided directly from the output of the LDO. This has many advantages, including superior noise immunity. Further, the main pass element(s), shown as a single device S1 31 in
As can be seen, the differential amplifier stage 52 and the further amplifier stage 53 are driven by respective bias currents IBIAS_1 and IBIAS_2 which are generated by the leakage current compensation circuit 500 which is configured to receive a leakage current of the pass device 51 and to forward said leakage current as a bias current to the differential amplifier stage 52 and the further amplifier stage 53 of control circuit 50. Also, the driver 54 may be driven by a respective bias current which generated by leakage current compensation circuit 500 (not shown in
As mentioned above, the present invention increases the bias current without increasing IQ. This may be achieved by integrating the ILEAK compensation circuit with the IBIAS source. The leakage current, instead of being sourced directly to GND, is further used as a bias current source. There is an added benefit in that the leakage current may increase as a function of temperature. At the same time, the transconductance may decrease as a function of temperature. By using the leakage current as a bias current source, the bias current can be increased as the temperature increases, which is very beneficial. The result is greater LDO performance, including improving dynamic response, increase noise immunity over a greater bandwidth, and reducing noise on the output.
When (IBIAS_1+IBIAS_2)>ILEAK IQ=(IBIAS_1+IBIAS_2).
During the period when the bias current is less than the leakage current 720, the following relations hold:
When (IBIAS_1+IBIAS_2)<ILEAK IQ=IBIAS_1+IBIAS_2=ILEAK
This results in minimizing IQ while still increasing IBIAS.
It should be noted that the description and drawings merely illustrate the principles of the proposed methods and systems. Those skilled in the art will be able to implement various arrangements that, although not explicitly described or shown herein, embody the principles of the invention and are included within its spirit and scope. Furthermore, all examples and embodiment outlined in the present document are principally intended expressly to be only for explanatory purposes to help the reader in understanding the principles of the proposed methods and systems. Furthermore, all statements herein providing principles, aspects, and embodiments of the invention, as well as specific examples thereof, are intended to encompass equivalents thereof.
Kronmueller, Frank, Bhattad, Ambreesh
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
11099590, | Apr 01 2019 | DIALOG SEMICONDUCTOR UK LIMITED | Indirect leakage compensation for multi-stage amplifiers |
5548205, | Nov 24 1993 | National Semiconductor Corporation | Method and circuit for control of saturation current in voltage regulators |
6744303, | Feb 21 2003 | Sun Microsystems, Inc. | Method and apparatus for tunneling leakage current compensation |
6856190, | Oct 31 2002 | Matsushita Electric Industrial Co., Ltd.; MATSUSHITA ELECTRIC INDUSTRIAL CO , LTD | Leak current compensating device and leak current compensating method |
8829883, | Sep 09 2011 | Atmel Corporation | Leakage-current compensation for a voltage regulator |
9063954, | Oct 15 2012 | GOOGLE LLC | Near duplicate images |
20060113972, | |||
20080157875, | |||
20130265020, | |||
20160018834, | |||
20160239038, | |||
20190258282, | |||
20200310478, | |||
20220229455, | |||
CN108958345, | |||
DE102019204594, | |||
DE4431466, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Sep 20 2020 | KRONMUELLER, FRANK | DIALOG SEMICONDUCTOR UK LIMITED | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 054203 | /0808 | |
Oct 06 2020 | BHATTAD, AMBREESH | DIALOG SEMICONDUCTOR UK LIMITED | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 054203 | /0808 | |
Oct 08 2020 | Dialog Semiconductor (UK) Limited | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Oct 08 2020 | BIG: Entity status set to Undiscounted (note the period is included in the code). |
Date | Maintenance Schedule |
Dec 13 2025 | 4 years fee payment window open |
Jun 13 2026 | 6 months grace period start (w surcharge) |
Dec 13 2026 | patent expiry (for year 4) |
Dec 13 2028 | 2 years to revive unintentionally abandoned end. (for year 4) |
Dec 13 2029 | 8 years fee payment window open |
Jun 13 2030 | 6 months grace period start (w surcharge) |
Dec 13 2030 | patent expiry (for year 8) |
Dec 13 2032 | 2 years to revive unintentionally abandoned end. (for year 8) |
Dec 13 2033 | 12 years fee payment window open |
Jun 13 2034 | 6 months grace period start (w surcharge) |
Dec 13 2034 | patent expiry (for year 12) |
Dec 13 2036 | 2 years to revive unintentionally abandoned end. (for year 12) |