A wiring substrate includes a conductor pad, an insulating layer formed on the conductor pad such that the insulating layer is covering the conductor pad and has a through hole, a bump formed on the conductor pad such that the bump is formed in the through hole penetrating through the insulating layer. The conductor pad is formed such that the conductor pad has a connecting surface connected to the bump, a concave part formed on the connecting surface of the conductor pad to the bump, and a convex part formed in the concave part.
|
1. A wiring substrate, comprising:
a conductor pad;
an insulating layer formed on the conductor pad such that the insulating layer is covering the conductor pad and has a through hole; and
a bump formed on the conductor pad such that the bump is formed in the through hole penetrating through the insulating layer,
wherein the conductor pad is formed such that the conductor pad has a connecting surface connected to the bump, a concave part formed on the connecting surface of the conductor pad to the bump, and a convex part formed in the concave part.
2. The wiring substrate according to
3. The wiring substrate according to
4. The wiring substrate according to
5. The wiring substrate according to
6. The wiring substrate according to
7. The wiring substrate according to
8. The wiring substrate according to
9. A component built-in wiring substrate, comprising:
the wiring substrate of
10. A component built-in wiring substrate, comprising:
the wiring substrate of
a built-in electronic component mounted to the wiring substrate such that the built-in electronic component is connected to the conductor pad of the wiring substrate.
11. The wiring substrate according to
12. The wiring substrate according to
13. The wiring substrate according to
14. The wiring substrate according to
15. The wiring substrate according to
16. The wiring substrate according to
17. The wiring substrate according to
18. The wiring substrate according to
19. The wiring substrate according to
20. The wiring substrate according to
|
The present application is based upon and claims the benefit of priority to Japanese Patent Application No. 2020-193599, filed Nov. 20, 2020, the entire contents of which are incorporated herein by reference.
The present invention relates to a wiring substrate having a bump.
Japanese Patent Application Laid-Open Publication No. 2014-103295 describes a wiring substrate having a bump electrode formed on a connection pad having a concave part on a surface thereof. A metal layer is formed on the connection pad with an inner surface (bottom surface) of the concave part as a connecting surface, and a solder bump as a bump electrode is formed on the metal layer. The bottom surface of the concave part of the surface of the connection pad has a gentle curved surface. The entire contents of this publication are incorporated herein by reference.
According to one aspect of the present invention, a wiring substrate includes a conductor pad, an insulating layer formed on the conductor pad such that the insulating layer is covering the conductor pad and has a through hole, a bump formed on the conductor pad such that the bump is formed in the through hole penetrating through the insulating layer. The conductor pad is formed such that the conductor pad has a connecting surface connected to the bump, a concave part formed on the connecting surface of the conductor pad to the bump, and a convex part formed in the concave part.
A more complete appreciation of the invention and many of the attendant advantages thereof will be readily obtained as the same becomes better understood by reference to the following detailed description when considered in connection with the accompanying drawings, wherein:
Embodiments will now be described with reference to the accompanying drawings, wherein like reference numerals designate corresponding or identical elements throughout the various drawings.
A surface (not illustrated in the drawings) of the wiring substrate 100 on the opposite side with respect to the component mounting surface (100F) is formed as a connecting surface used for connecting to a motherboard of an electronic device or a package substrate of a semiconductor device having a laminated structure. The component mounting surface (100F) of the wiring substrate 100 illustrated in
In the description of the wiring substrate of the present embodiment, of each element of the wiring substrate 100, a side closer to the component mounting surface (100F) of the wiring substrate 100 is referred to as “upper,” an “upper side,” an “outer side,” or simply “outer.”
The wiring substrate of the embodiment includes one or more insulating layers and two or more conductor layers.
The conductor layers (12, 120) each can have any conductor pattern. Each conductor layer (12, 120) is electrically connected via conductors (13, 130) that are formed in an insulating layer (11, 110) to a conductor layer (12, 120) on the opposite side of the insulating layer (11, 110). In the example illustrated in
Among the three conductor layers 12 illustrated in
The connection pads (120p) are integrally formed with the via conductors 130 and together with the via conductors 130 form bumps 140. That is, the connection pads (120p) form land parts of the bumps 140, which are formed on the conductor pads (12p). The land parts each protrude upward from the insulating layer 110 and spread in a planar direction of the wiring substrate 100. The bumps 140 can be electrically connected to connection pads of an external electronic component (not illustrated in the drawings) such as a semiconductor element via the land parts (connection pads) (120p). For example, the bumps 140 can be connected to connection terminals of an electronic component or the like via conductive connecting members such as solders.
At each of connecting parts of the conductor pads (12p) between the conductor pads (12p) and the bumps 140, a concave part (RC) that is recessed in a thickness direction of the conductor pads (12p) is formed. In the concave part (RC), a convex part (UP) is formed in which a portion of a bottom surface of the concave part (RC) rises toward the component mounting surface (100F). When the connecting parts between the bumps 140 and the conductor pads (12p) each have such a shape, as will be described in detail later, a relatively strong connection between the bumps 140 (via conductors 130) and the conductor pads (12p) can be achieved, and connection reliability between the bumps 140 and the conductor pads (12p) can be improved.
The insulating layers (11, 110) forming the wiring substrate 100 can be formed using any insulating resin such as an epoxy resin. A polyimide resin, a BT resin (bismaleimide-triazine resin), a polyphenylene ether resin, a phenol resin or the like can also be used. The insulating layers (11, 110) may each contain inorganic filler such as silica. In the wiring substrate 100 in the example illustrated in
The conductor layers (12, 120) forming the wiring substrate 100 can each be formed using any material having suitable conductivity such as copper or nickel. The conductor layers (12, 120) are each formed of, for example, a metal film (preferably an electroless copper plating film) or an electrolytic plating film (preferably an electrolytic copper plating film), or a combination thereof. In the example illustrated in
As illustrated in
Next, with reference to
An inner surface of the concave part (RC) has the convex part (UP) that rises towards the component mounting surface (100F). Here, the convex part (UP) has an apex (PK) that is closer to the component mounting surface (100F) than its surrounding on the inner surface of the concave part (RC), and is a portion that is formed over a region (UA) including a portion inclined from its surrounding toward the apex (PK). The apex (PK) of the convex part (UP) has a height (pv) with respect to a deepest part (a portion closest to the insulating layer 11) of the inner surface of the concave part (RC). In the illustrated example, the concave part (RC) has the same depth (rv) on one side and the other side of the apex (PK). However, the concave part (RC) is not limited to have such a shape, and can have different depths on one side and the other side of the apex (PK). That is, it is also possible that the convex part (UP) has an asymmetrical shape with respect to the apex.
The metal film layer 121 forming the bumps 140 covers the inner surface of the concave part (RC), and the electrolytic plating film layer 122 fills the concave part (RC). When the concave part (RC) having such a convex part (UP) is formed at each of the connecting parts between the bumps 140 and the conductor pads (12p), a relatively strong connection structure between the bumps 140 and the conductor pads (12p) can be provided.
In the wiring substrate 100, as compared to a case where the concave part (RC) having the convex part (UP) is not formed in each of the conductor pads (12p), a wider connection area between the bumps 140 and the conductor pads (12p) can be ensured. Therefore, a strong connection structure can be ensured against a stress that can be exerted on the connecting parts between the conductor pads (12p) and the bumps 140. In particular, a relatively strong connection structure can be obtained against a shear stress in the planar direction of the wiring substrate 100 that can be exerted on interfaces between the conductor pads (12p) and the bumps 140. Occurrence of a defect such as peeling between the conductor pads (12p) and the bumps 140 can be suppressed.
Further, due to an anchor effect between the convex parts (UP) and the bumps 140, mechanical coupling strength between the bumps 140 and the conductor pads (12p) can be improved. The connection structure between the bumps 140 and the conductor pads (12p) can have a high rigidity against an external force that can be exerted on the bumps 140, for example, when an electronic component is placed on upper parts of the bumps 140. A defect such as peeling of the bumps 140 from the conductor pads (12p) can be effectively suppressed.
From a point of view of making the connection structure between the bumps 140 and the conductor pads (12p) strong against an external force exerted on the bumps 140 from an unspecified direction, the apex (PK) of the convex part (UP) is preferably formed in a region on an inner side of an opening on the conductor pads (12p) side of each of the through holes (110a) (a region defined by the peripheral edge (110o)) in a plan view.
From the same point of view, the height (pv) of the apex (PK) of the convex part (UP) is preferably 0.10 or more times the depth (rv) of the deepest part of the concave part (RC). However, when the height (pv) of the apex (PK) of the convex part (UP) is excessively large, a stress exerted on a connecting surface between the bumps 140 and the conductor pads (12p) is concentrated near the apex (PK), which may be unfavorable from a point of view of stress distribution. Therefore, the height (pv) of the apex (PK) of the convex part (UP) is preferably 0.50 or less times the height (rv) of the deepest part of the concave part (RC).
The concave part (RC) is formed to have a depth that allows the connection structure between the bumps 140 and the conductor pads (12p) to be effectively strengthened according to a thickness of each of the conductor pads (12p), dimensions of each of the via conductors 130 in the planar direction, and the like. In the wiring substrate 100 of the illustrated example, the thickness of each of the conductor pads (12p) is about 12 μm, and the depth (rv) of the deepest part of the concave part (RC) is 1 μm or more and 10 μm or less. And, a longest distance between two points on an outer periphery of a horizontal cross section of each of the via conductors 130 forming the bumps 140 is 10 μm or more and 35 μm or less.
From a point of view of expanding the connection area at the connecting parts between the bumps 140 and the conductor pads (12p), and from a point of view of improving the mechanical coupling strength due to the anchor effect of the connecting parts between the bumps 140 and the conductor pads (12p), multiple convex parts (UP) can be formed in the concave part (RC).
As illustrated in
The wiring substrate of the present embodiment can be a component built-in wiring substrate having a built-in electronic component. Then, the conductor pads having the concave parts on their surfaces can be electrode pads of the electronic component of the component built-in wiring substrate.
In the component built-in wiring substrate (100e) of the example illustrated in
The electronic component (EC) is sealed in the cavity (CV) by a resin insulating layer 111 that covers the electronic component (EC). On the electrode pads (ep) of the electronic component (EC), which are used for connecting the electronic component (EC) to an external circuit, the bumps 140 formed of the via conductors 130 and the connection pads (120p) are connected, the via conductors 130 penetrating the resin insulating layer 111. By forming the concave part (RC) having the convex part (UP) in each of the electrode pads (ep), a relatively strong connection structure between the electrode pads (ep) and the bumps 140 is realized. A component built-in wiring substrate (100e) having a high connection reliability between an external circuit and the electronic component (EC) can be provided.
The portion where the above-described concave part (RC) having the convex part (UP) is formed is not limited to the connecting parts between the bumps 140 and the conductor pads (12p) (electrode pads (ep)) in the wiring substrates (100, 100e). The same concave parts as the concave parts (RC) of the conductor pads (12p) may be formed in the conductor layers 12 at connecting parts between any via conductors 13 and the conductor layers 12 that form the wiring substrates (100, 100e).
In the following, a method for manufacturing the wiring substrate 100 illustrated in
First, as illustrated in
Next, as illustrated in
On the metal film layer 121, a plating resist (not illustrated in the drawings) for electrolytic plating is formed, for example, by forming a resin layer containing a photosensitive polyhydroxy ether resin, epoxy resin, phenol resin, or polyimide resin, or the like, and by performing exposure and development using a mask having appropriate opening patterns. The plating resist is formed to have openings corresponding to predetermined conductor patterns including the conductor pads (12p), and the conduction holes (11a) of the insulating layer 11 and the openings of the plating resist are filled by electroplating using the metal film layer 121 as a seed layer. Next, the metal film layer 121 exposed by removing the plating resist is removed by etching, and the resin insulating layer 11 is exposed. The formation of the via conductors 13, and the conductor layer 12 including the conductor pads (12p), is completed.
Next, as illustrated in
Subsequently, the conductor pads (12p) exposed at bottom surfaces of the through holes (110a) are etched, and the concave parts (RC) are formed. For example, the concave part (RC) is formed in each of the conductor pads (12p) by isotropic wet etching using a chemical solution containing an oxidizing agent such as an alkaline permanganate aqueous solution. Depending on processing conditions of the etching (chemical solution concentration, processing time, and the like), a concave part (RC) having any shape and dimensions can be formed. Specifically, the depth of the concave part (RC), the number of the convex parts (UP), the height of the apex (PK) of each of the convex parts (UP), and the like can be freely adjusted depending on the processing conditions of the etching.
Next, the bumps 140 are formed in the through holes (110a) and on the insulating layer 110, and the formation of the wiring substrate 100 is completed (
On each of the connection pads (120p) forming the bumps 140, a surface protective film (not illustrated in the drawings) formed of Au, Ni/Au, Ni/Pd/Au, solder, heat-resistant preflux, or the like may be formed by electroless plating, solder leveling, spray coating, or the like. Through the above processes, the wiring substrate 100 illustrated in
It is also possible that the formation of the bumps 140 is realized by performing only electroless plating on the conductor pads (12p) each having the concave part (RC) and the bumps 140 are mainly formed of an electroless plating film 121. In this case, a catalyst for plating deposition is applied to the inner surface of the concave part (RC), and the electroless plating film grows upward from the inner surface of the concave part (RC) in a so-called bottom-up manner. Therefore, it may be possible that the bumps 140 each having a surface shape that reflects the shape of the concave part (RC) of each of the conductor pads (12p) as illustrated in
The wiring substrate of the embodiment is not limited to a wiring substrate having the structures exemplified in the drawings, or the structures or materials exemplified in the present specification. For example, the component mounting surface (100F) may include different conductor patterns in addition to the connection pads (120p). It is also possible that bumps 140 are formed of only the via conductors 130 without having the connection pads (120p) that each spread out flatly. The apexes (PK) of the multiple convex parts (UP) that can be formed in the concave part (RC) may have different heights relative to the deepest part of the concave part (RC). Further, the method for manufacturing the wiring substrate is not limited to the method described with reference to the drawings, and conditions, processing order, and the like of the method can be modified as appropriate. Depending on a structure of an actually manufactured wiring substrate, some of the processes may be omitted, or other processes may be added.
In the wiring substrate of Japanese Patent Application Laid-Open Publication No. 2014-103295, since the connecting surface between the connection pad and the metal layer is a gentle curved surface, it is considered that there is a risk that a defect such as peeling may occur due to a stress exerted on the connecting surface between the connection pad and the metal layer caused by an external force applied to the bump electrode.
A wiring substrate according to an embodiment of the present invention includes: a conductor pad; an insulating layer that is formed on the conductor pad; and a bump that is formed on the conductor pad and is formed in a through hole penetrating the insulating layer. A concave part is formed on a connecting surface of the conductor pad to the bump, and a convex part is provided in the concave part.
According to an embodiment of the present invention, it is possible to provide a wiring substrate that has a relatively strong connection structure between a conductor pad and a bump and in which occurrence of a defect such as peeling is suppressed against a stress that may be exerted on a connecting surface.
Obviously, numerous modifications and variations of the present invention are possible in light of the above teachings. It is therefore to be understood that within the scope of the appended claims, the invention may be practiced otherwise than as specifically described herein.
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
7985928, | Dec 18 2007 | International Business Machines Corporation; Advanced Micro Devices, Inc. (“AMD”) | Gap free anchored conductor and dielectric structure and method for fabrication thereof |
20080257595, | |||
20080290528, | |||
JP2014103295, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Oct 21 2021 | SAWADA, YOJI | IBIDEN CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 058149 | /0036 | |
Oct 25 2021 | Ibiden Co., Ltd. | (assignment on the face of the patent) | / | |||
Oct 26 2021 | SANO, KATSUYUKI | IBIDEN CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 058149 | /0036 |
Date | Maintenance Fee Events |
Oct 25 2021 | BIG: Entity status set to Undiscounted (note the period is included in the code). |
Date | Maintenance Schedule |
Sep 05 2026 | 4 years fee payment window open |
Mar 05 2027 | 6 months grace period start (w surcharge) |
Sep 05 2027 | patent expiry (for year 4) |
Sep 05 2029 | 2 years to revive unintentionally abandoned end. (for year 4) |
Sep 05 2030 | 8 years fee payment window open |
Mar 05 2031 | 6 months grace period start (w surcharge) |
Sep 05 2031 | patent expiry (for year 8) |
Sep 05 2033 | 2 years to revive unintentionally abandoned end. (for year 8) |
Sep 05 2034 | 12 years fee payment window open |
Mar 05 2035 | 6 months grace period start (w surcharge) |
Sep 05 2035 | patent expiry (for year 12) |
Sep 05 2037 | 2 years to revive unintentionally abandoned end. (for year 12) |