A lift-off method for use in depositing thin films in the fabrication of integrated circuits which avoids edge tearing of the films. The method involves depositing an organic polymeric first masking material on a substrate, and forming on said material a layer of a polydimethylsiloxane resin material. The material, in turn, is covered by a second masking layer, preferably an organic polymeric resist material into which openings are placed in a selected pattern utilizing lithographic techniques. Then, conforming openings are placed in the underlying polydimethylsiloxane resin material and the openings are extended through the underlying resist material by successive reactive sputter etching steps to expose the substrate surface in the aforesaid selected pattern. The thin film to be deposited is then applied over the resulting structure; it is, thereby, deposited on the substrate in said openings. The final reactive sputter etching step affords edges in the openings through the resin material layer which overhang the edges in the openings through the first masking layer affording easy lift-off of the unwanted areas of the deposited film when the first masking layer is totally removed by application of solvent.

Patent
   4004044
Priority
May 09 1975
Filed
May 09 1975
Issued
Jan 18 1977
Expiry
May 09 1995
Assg.orig
Entity
unknown
66
5
EXPIRED
6. A method for forming a patterned mask on a substrate comprising:
forming on said substrate a first masking layer of organic polymeric material,
forming on said first layer a layer of polydimethylsiloxane resin material having a preponderance of si-O bonds relative to the number of si-CH3 bonds,
forming on said layer of resin material a second masking layer having openings in a desired pattern,
forming by reactive sputter etching in a first gas ambient including a fluorine-containing gas openings through said layer of resin material aligned with said openings in said second masking layer, and
forming by reactive sputter etching in a second gas ambient including oxygen openings through said first masking layer aligned with said openings in said layer of resin material.
1. A lift-off method for forming a patterned film on a substrate comprising:
forming on said substrate a first masking layer of organic polymeric material,
forming on said first layer a transparent layer of polydimethylsiloxane resin material having a preponderance of si-O bonds relative to the number of si-CH3 bonds,
forming on said layer of resin material a second masking layer having openings in a desired pattern,
forming by reactive sputter etching in a fist gas ambient including a fluorine-containing gas openings through said layer of resin material aligned with said openings in said second masking layer,
forming by reactive sputter etching in a second gas ambient including oxygen openings through said first masking layer aligned with said openings in said layer of resin material, the last named reactive sputter etching being continued until the edges in said openings through said resin material overhang the edges in said openings through said first masking layer,
depositing said film onto said substrate through said openings in said layer of resin material and said first masking layer, and
removing said layers.
2. The method defined in claim 1 wherein said reactive sputter etching steps take place successively in the same sputter etching chamber.
3. The method defined in claim 1 wherein said first layer is baked prior to said forming of said layer of resin material.
4. The method defined in claim 1 wherein said second masking layer is a photoresist material.
5. The method defined in claim 1 wherein said second masking layer is an electron beam resist material.
7. The method defined in claim 6 wherein said reactive sputter etching steps take place successively in the same sputter etching chamber.

This invention relates to a method of depositing thin films, particularly thin films such as metallic films, in the fabrication of integrated circuits.

Present trends in the formation of vacuum deposited thin metallic film commonly use chemical etching in the presence of etch-resistant masking layers to provide the selected pattern. This is the traditional photo engraving or photo lithographic etching technique. However, with the continued miniaturization of semiconductor integrated circuits to achieve greater component density and smaller units in large scale integrated circuitry, the art is rapidly approaching a point where such photo lithographic etching of deposited film may be impractical for providing the minute resolution required for the fine line work of metallization in such large scale integrated circuitry.

An alternative method for forming such metallization is commonly denoted by the term "expendable mask method," "lift-off method," or "stencil method." U.S. Pat. No. 3,873,361, issued Mar. 25, 1975 to Havas et al, entitled "A Method of Depositing Thin Film Utilizing a Lift-off Mask" and assigned to the present assignee discloses a lift-off method for depositing thin films which avoids the "edge-tearing" problem and is suitable for use were the lateral widths of the spacing between adjacent deposited metallic lines is of the order of 0.05 to 0.25 mils. The disclosed method includes the use of an organic polymeric material deposited on the integrated circuit substrate and an overlying layer of an inorganic material, preferably metal, having openings in the selected pattern. Openings are formed in the polymeric material by reactive sputter etching utilizing the metallic mask as a barrier. The openings in the polymeric layer are aligned with and laterally wider than the corresponding openings in the metallic masking layer as a consequence of the reactive sputter etching step. Thus, the edges of the openings in the metallic masking layer overhang the edges of the openings in the underlying polymeric layer. The thin film to be deposited is then applied over the structure and on the surface of the substrate exposed by the openings in the polymeric material. When the polymeric material is removed by application of solvent, the metallic masking layer and the thin film above the masking layer "lift off" to leave the thin film deposits in the selected pattern on the substrate without "edge tearing" of the desired deposited thin film as the unwanted portions of the thin film are lifted off.

With the metallic overlay process, i.e., the use of the metallic (opaque) reactive sputter etching mask, alignment of overlying patterned layers with respect to the underlying patterned substrate can be difficult. One reason for this is that the typography of the underlying substrate is made quasi-planar by the spun-on polymeric layer upon which the metal mask is evaporated. Another reason is that the opacity of the metal makes it troublesome optically to distinguish alignment marks on the substrate. This alignment problem is alleviated in accordance with the teachings of the aforementioned patent by reserving two alignment areas at opposite ends of the wafer substrate which are left unmetallized during metal mask evaporation. An undesirable consequence is that the alignment areas are not available to be used for the production of active circuit components and reduces circuit yield on each wafer. Additionally, the use of the evaporated metal reactive sputter etching masking layer requires the use of a relatively expensive and time consuming evaporation step and a subsequent chemical etching step to pattern the evaporated layer.

The disclosed lift-off process retains the fine-line definition qualities of the prior art lift-off technique but avoids the use of an evaporated opaque reactive sputter etching masking layer. An easily applied, transparent, polydimethylsiloxane resin layer permits easy optical alignment and eliminates the need for yield-reducing dedicated alignment areas on the substrate wafer. Not only is usable circuit area increased but the process is simplified. The polydimethylsiloxane resin layer is apertured in a reactive sputter etching chamber using a fluorine gas ambient which readily permits the subsequent aperturing of the underlying polymeric layer merely by substituting an oxygen gas ambient for the fluorine gas ambient in the same reactive sputter etching chamber.

Briefly, the method of the present invention comprises the deposition of a first organic polymeric masking layer on a substrate. The first layer is baked to improve adhesion and thermal stability. A polydiemthylsiloxane resin layer having a preponderance of Si-O bonds relative to Si-CH3 bonds is spun-on over the polymeric layer. A second masking layer which may be a photoresist layer or an electron beam resist layer is placed on the resin layer. The second masking layer is patterned using standard photo or electron beam lithographic techniques to expose portions of the resin layer in the desired pattern. Using the patterned second masking layer as a mask, openings are reactively sputter etched in the resin layer using a flourine gas ambient. Then, conforming openings are made in the first masking layer by a second reactive sputter etching step in the same sputtering chamber using an oxygen gas ambient instead of the fluorine gas ambient. Overetching of the first masking layer produces an overhang of the openings in the overlying polydimethylsiloxane resist layer which facilitates easy lift-off of the unwanted portions of the finally deposited thin film.

FIGS. 1A-1H are diagrammatic cross-sectional views of the structure at successive steps during its fabrication in accordance with the preferred embodiments of the present invention, as well as the flow chart describing the steps.

FIGS. 1A-1H show the formation of the composite mask in accordance with the method of the present invention as well as the utilization of this composite mask for lift-off purposes. With reference to FIG. 1A, an organic polymeric masking layer 10 is formed on substrate 11. Preferably, layer 10 comprises AZ-1350 type polymer which is baked at about 210° C, to improve adhesion to substrate 11. The baking also renders the layer thermally stable and also non-photosensitive, the latter result being of no consequence. The thickness of layer 10 determines the maximum thickness of the functional film that can be lifted off upon removal of layer 10 and is variable according to requirements. In the fabrication of integrated circuits, substrate 11 may be a semiconductor material or a semiconductor substrate having a surface layer of an electrically insulative inorganic material, such as silicon dioxide. Layer 10 may be any polymeric material used in coating which exhibits good adhesion to the substrate 11 (as well as to the subsequently applied polydimethylsiloxane resin layer), is thermally stable, and which is removable by reactive sputter etching. The preferred organic polymeric masking material AZ-1350 type comprises a novolac-type phenol-formaldehyde resin and a photosensitive cross-linking agent and is commercially available from the Shipley Corporation. When the photoresist material 10 is baked at about 210° C to improve adhesion to the underlying substrate 11, the photoresist is rendered thermally stable as well as non-photosensitive. The loss of photo sensitivity is no disadvantage because layer 10 is selectively removed by reactive ion sputtering. Other suitable photoresist materials include KTFR available from the Kodak Corporation, synthetic resins such as polyvinyl cinemate and polymethyl methacrylate, diazo type photoresists and polyimides, among others.

Next, as set forth in FIG. 1B, a layer of polydimethylsiloxane resin material 12 is deposited on layer 10. The resin is spun-on to the surface of layer 10. Spinning speed is about 4,200 rpm. Material 12 preferably comprises a 1,500-1,600 Angstrom thick film of Owens-Illinois type 650 resin dissolved in n-butyl acetate, 1 gram of resin to 10 milliliters of solvent. Polydimethylsiloxane material 12 is characterized by a preponderance of Si-O bonds relative to the number of Si-CH3 bonds. The polydimethylsiloxane resin layer 12 is baked in a nitrogen ambient at about 210° C for about 10 to 15 minutes.

As set forth in FIGS. 1C and 1D, a layer of photo or electron beam resist 13 is spun-on to the polydimethylsiloxane layer 12. HMDS 5 (hexamethyldisilazane) or A-1100 silane (available from Union Carbide Corporation) can be used for pretreatment of layer 12 to prepare it for AZ-type photoresist material 13. Openings such as opening 14 is produced in layer 13 by conventional lithographic techniques such as used in the integrated circuit fabrication art. It is to be noted that polydimethylsiloxane resin layer 12 is transparent, permitting the optical alignment of later applied mask patterns to the patterned surface of substrate 11. In particular, no alignment tabs are required which would limit the available active device area on substrate 11 as would be the case where layer 12 consisted of an opaque material precluding see-through optical alignment.

The exposed and patterned layer 13 then is used as a mask for the reactive ion etching of polydimethylsiloxane resin layer 12 as shown in FIG. 1E. The structure of FIG. 1E is placed into an RF sputter etching chamber such as described in U.S. Pat. No. 3,598,710. The resin layer 12 is etched preferably with DE-100 gas which is a fluorine-containing gas consisting of CF4 and O2 marketed by LFE Corporation. Thus, opening 14 in layer 13 is effectively transferred into resin layer 12 as opening 15. Resist layer 13 then is removed by a suitable solvent.

Using polydimethylsiloxane mask 12 with openings 15 as shown in FIG. 1F, the polymeric masking layer 10 is apertured by reactive ion etching in an oxygen gas ambient. The oxygen plasma is determined by the desired magnitude of the overhang 17 (in the opening 15 of layer 12) with respect to the opening 16 sputter-etched into polymeric layer 10. For example, a distinct overhang can be achieved at 40 millitorr oxygen pressure whereas substantially no overhang is produced when etching is done at 4 millitorr oxygen pressure. The successive reactive ion sputter etching steps undertaken in accordance with the steps associated with FIGS. 1E and 1F are conveniently accomplished in the same reactive sputter etching chamber utilizing first a fluorine-containing gas atmosphere (in the case of FIG. 1E) followed by a purging and substitution of an oxygen gas ambient (in the case of FIG. 1F).

The overhang 17 in resin layer 12 permits considerable "over etching" of the polymeric layer 10 to assure that all of the material of layer 10 has been removed in the locations of the desired opening 16. The pattern dimensions of the functional thin film material to be deposited on substrate 11 through openings 15 and 16 are determined by the overhang aperture size in layer 12 and not by the greater aperture size in layer 10. Additionally, the overhang 17 aids in the elimination of "edge tearing" when the thin film material is lifted off in subsequent steps of the present process.

Next, using the lift-off composite structure of FIG. 1F, a functional metallic film 18 is deposited over the structure as shown in FIG. 1G. This metallic film may be any metal conventionally used for integrated circuit metallization, e.g., aluminum, aluminum-copper alloys, platinum, palladium, chromium, etc. The metal film 18 is deposited at a temperature of from room temperature to about 150°C Alternatively, layer 18 may be an inorganic electrically insulative material, such as, silicon dioxide or silicon nitride. Film 18 has a thickness in the order of 15,000 Angstoms to 25,000 Angstroms.

Finally, utilizing conventional lift-off removal techniques, photoresist layer 10 is completely removed by immersion into a solvent, such as, N-methyl pyrrolidone standard photoresist solvent, for about 15 to 30 minutes, which leaves thin film layer 18 in the desired pattern configuration of FIG. 1H. The solvent selected should be one which dissolves or swells the polymeric material of layer 10 without affecting the thin film 18. Such solvents include acetone, isopropanol, methyl ethyl ketone or trichloroethylene. The solvents used to dissolve the polymeric material may be the same solvents used in applying the polymer coating 10.

For second-level metallurgy, if any is desired, a layer of silicon dioxide (not shown) is placed over the patterned structure of FIG. 1H and the process steps of FIGS. 1A-1H are repeated to provide a patterned second thin film electrically insulated from the underlying first patterned film 18. Polydimethylsiloxane resin layer 12 is resistant to argon ion sputter etching which may be used to clean the first layer metal through via holes formed in the insulating oxide layer. Other desirable properties possessed by the polydimethylsiloxane material 12 include the following:

1. Resistant to reactive sputter etching in an oxygen ambient. Oxygen ambient etching is preferred to place openings in photoresist layer 10 without attacking substrate 11.

2. At least as thermally stable as layer 10.

3. Adherent to layer 10.

4. Etchable by an agent (fluorine gas ions) which does not attack layers 10 and 13.

5. Transparent.

6. Etchable in the same sputtering chamber as used to etch layer 10 merely by changing the reactive ambient gas.

7. Chemically inert to wet chemicals used in precleaning wafer prior to depositing thin film 18.

While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in the form and details may be made therein without departing from the spirit and scope of the invention.

Havas, Janos, Franco, Jack R., Rompala, Lewis J.

Patent Priority Assignee Title
10315426, Dec 15 2016 Canon Kabushiki Kaisha Method for forming patterned film and method for producing liquid ejection head
11271367, Dec 05 2014 II-VI DELAWARE, INC Method to form a self-aligned evaporated metal contact in a deep hole and VCSEL with such contact
4092442, Dec 30 1976 International Business Machines Corporation Method of depositing thin films utilizing a polyimide mask
4132586, Dec 20 1977 International Business Machines Corporation Selective dry etching of substrates
4180604, Dec 30 1977 International Business Machines Corporation Two layer resist system
4181755, Nov 21 1978 RCA Corporation Thin film pattern generation by an inverse self-lifting technique
4202914, Dec 29 1978 International Business Machines Corporation Method of depositing thin films of small dimensions utilizing silicon nitride lift-off mask
4204009, Dec 30 1977 International Business Machines Corporation Two layer resist system
4208257, Jan 17 1978 Hitachi, Ltd. Method of forming an interconnection
4222792, Sep 10 1979 International Business Machines Corporation Planar deep oxide isolation process utilizing resin glass and E-beam exposure
4238559, Dec 30 1977 International Business Machines Corporation Two layer resist system
4244799, Sep 11 1978 Bell Telephone Laboratories, Incorporated Fabrication of integrated circuits utilizing thick high-resolution patterns
4253888, Jun 16 1978 Matsushita Electric Industrial Co., Ltd. Pretreatment of photoresist masking layers resulting in higher temperature device processing
4262399, Nov 08 1978 General Electric Co. Ultrasonic transducer fabricated as an integral park of a monolithic integrated circuit
4272561, May 29 1979 International Business Machines Corporation Hybrid process for SBD metallurgies
4275286, Dec 04 1978 Hughes Electronics Corporation Process and mask for ion beam etching of fine patterns
4278710, Aug 27 1979 The United States of America as represented by the Secretary of the Navy Apparatus and method for submicron pattern generation
4307179, Jul 03 1980 International Business Machines Corporation Planar metal interconnection system and process
4335506, Aug 04 1980 International Business Machines Corporation Method of forming aluminum/copper alloy conductors
4341571, Nov 13 1979 ITT Industries, Inc. Method of making planar devices by direct implantation into substrate using photoresist mask
4353935, Sep 19 1974 U.S. Philips Corporation Method of manufacturing a device having a conductor pattern
4362597, Jan 19 1981 CHASE MANHATTAN BANK, AS ADMINISTRATIVE AGENT, THE Method of fabricating high-conductivity silicide-on-polysilicon structures for MOS devices
4376664, May 31 1979 Fujitsu Limited Method of producing a semiconductor device
4379832, Aug 31 1981 International Business Machines Corporation Method for making low barrier Schottky devices of the electron beam evaporation of reactive metals
4398964, Dec 10 1981 SIGNETICS CORPORATION 811 E ARGUES SUNNYVALE CA 94086 A CORP OF CA Method of forming ion implants self-aligned with a cut
4405707, Jul 23 1980 Siemens Aktiengesellschaft Method of producing relief structures for integrated semiconductor circuits
4410622, Dec 29 1978 International Business Machines Corporation Forming interconnections for multilevel interconnection metallurgy systems
4427713, Jan 17 1983 RCA Corporation Planarization technique
4451971, Aug 02 1982 National Semiconductor Corporation Lift-off wafer processing
4452881, Jun 14 1982 INTERNATIONAL BUSINESS MACHINES CORPORATION, ARMONK, NY 10504 A CORP Method of adjusting the edge angle in polysilicon
4470874, Dec 15 1983 International Business Machines Corporation Planarization of multi-level interconnected metallization system
4493855, Dec 23 1982 International Business Machines Corporation Use of plasma polymerized organosilicon films in fabrication of lift-off masks
4507331, Dec 12 1983 International Business Machines Corporation Dry process for forming positive tone micro patterns
4519872, Jun 11 1984 International Business Machines Corporation Use of depolymerizable polymers in the fabrication of lift-off structure for multilevel metal processes
4536470, Sep 07 1982 International Business Machines Corporation Method and apparatus for making a mask conforming to a ceramic substrate metallization pattern
4539222, Nov 30 1983 International Business Machines Corporation Process for forming metal patterns wherein metal is deposited on a thermally depolymerizable polymer and selectively removed
4545115, Feb 04 1983 International Business Machines Corporation Method and apparatus for making ohmic and/or Schottky barrier contacts to semiconductor substrates
4562091, Dec 23 1982 International Business Machines Corporation Use of plasma polymerized orgaosilicon films in fabrication of lift-off masks
4564997, Apr 21 1981 Nippon Telegraph & Telephone Corporation Semiconductor device and manufacturing process thereof
4599243, Dec 23 1982 International Business Machines Corporation Use of plasma polymerized organosilicon films in fabrication of lift-off masks
4601913, Jun 27 1984 International Business Machines Corporation Underlay surface modification to control resin glass polymerization
4606931, Jun 27 1983 International Business Machines Corporation Lift-off masking method
4609565, Dec 19 1983 Mobil Solar Energy Corporation Method of fabricating solar cells
4615782, Jun 11 1984 Nippon Telegraph and Telephone Corporation Intermediate layer material of three-layer resist system and method of forming resist pattern
4662989, Oct 04 1985 SAMSUNG ELECTRONICS CO , LTD High efficiency metal lift-off process
4689113, Mar 21 1986 International Business Machines Corporation Process for forming planar chip-level wiring
4732841, Mar 24 1986 National Semiconductor Corporation Tri-level resist process for fine resolution photolithography
4738916, Jun 11 1984 Nippon Telegraph and Telephone Corp. Intermediate layer material of three-layer resist system
4816112, Oct 27 1986 International Business Machines Corporation Planarization process through silylation
4867838, Oct 27 1986 International Business Machines Corporation Planarization through silylation
4895630, Aug 28 1985 DYNAPRO THIN FILM PRODUCTS, INC Rapidly removable undercoating for vacuum deposition of patterned layers onto substrates
4912018, Feb 24 1986 CLARIANT FINANCE BVI LIMITED High resolution photoresist based on imide containing polymers
5198298, Oct 24 1989 Advanced Micro Devices, Inc. Etch stop layer using polymers
5209815, Jun 06 1991 International Business Machines Corporation Method for forming patterned films on a substrate
5234539, Feb 23 1990 France Telecom (C.N.E.T.) Mechanical lift-off process of a metal layer on a polymer
5240878, Apr 26 1991 International Business Machines Corporation Method for forming patterned films on a substrate
5395740, Jan 27 1993 Apple Inc Method for fabricating electrode patterns
5395796, Oct 24 1989 Advanced Micro Devices, Inc. Etch stop layer using polymers for integrated circuits
5460922, Jan 27 1993 Apple Inc Method for fabricating electrode patterns
6300042, Nov 24 1998 MOTOROLA SOLUTIONS, INC Lithographic printing method using a low surface energy layer
6760960, Sep 19 2001 MAURATA MANUFACTURING CO, LTD Method of forming electrode pattern of surface acoustic wave device
6902871, Oct 03 2002 Lumera Corporation Method for manufacturing polymer microstructures and polymer waveguides
7129590, May 14 2003 Intel Corporation Stencil and method for depositing material onto a substrate
7205228, Jun 03 2003 Applied Materials, Inc. Selective metal encapsulation schemes
7588965, May 14 2003 Intel Corporation Stencil and method for depositing material onto a substrate
8907299, May 06 2011 GWANGJU INSTITUTE OF SCIENCE AND TECHNOLOGY Film member, film target for laser-driven ion acceleration, and manufacturing methods thereof
Patent Priority Assignee Title
3002848,
3113896,
3795557,
3867216,
3873361,
/
Executed onAssignorAssigneeConveyanceFrameReelDoc
May 09 1975International Business Machines Corporation(assignment on the face of the patent)
Date Maintenance Fee Events


Date Maintenance Schedule
Jan 18 19804 years fee payment window open
Jul 18 19806 months grace period start (w surcharge)
Jan 18 1981patent expiry (for year 4)
Jan 18 19832 years to revive unintentionally abandoned end. (for year 4)
Jan 18 19848 years fee payment window open
Jul 18 19846 months grace period start (w surcharge)
Jan 18 1985patent expiry (for year 8)
Jan 18 19872 years to revive unintentionally abandoned end. (for year 8)
Jan 18 198812 years fee payment window open
Jul 18 19886 months grace period start (w surcharge)
Jan 18 1989patent expiry (for year 12)
Jan 18 19912 years to revive unintentionally abandoned end. (for year 12)