A display device for use in electronic calculators capable of displaying determinants. The display device is able to display data of positions in row and in column of elements in a determinant together with numbers associated with the elements. The data of positions in row and column is displayed as selective segments of a figure "8" pattern.
|
1. A display device for use in electronic calculators comprising:
first display means for displaying numerical data of a determinant; and second display means for displaying data of a position in row and in column of the determinant associated with the numerical data.
2. A display device in accordance with
|
1. Field of the Invention
The present invention relates to a display device for use in electronic calculators.
2. Description of the Prior Art
With rapid development of electronic techniques in these years, the operational functions which electronic calculators accomplish have been increased more and more in kind and number. For example, there have been provided functional calculators which are able to handle quadratic equations, complex numbers, matrices and others.
However, inexpensive and simple display devices now available have only a limited capacity of display and cannot accomodate themselves to such increase in the functions of calculators. This has resulted in calculators which are very hard and troublesome to handle. As an example, mention can be made of computing a determinant. In conventional calculators capable of calculating determinants, when a number is being displayed, it remains unknown to the operator in which row and in which column the number is. Therefore, he cannot know which row and column should become the next input.
Accordingly, it is a general object of the present invention to provide an improved display device for use in electronic calculators which eliminates the above mentioned inconvenience.
It is a specific object of the invention to provide a display device which is able to display information of positions in row and column of elements in a determinant together with numbers associated with the elements.
Other and further objects, features and advantages of the invention will be understood more fully from the following description taken in connection with the accompanying drawing wherein:
FIGS. 1 and 2 show explanatorily an example of display according to an embodiment of the present invention; and
FIG. 3 is a schematic block diagram of the embodiment.
In FIGS. 1 and 2, there is shown, as an example, a determinant D in three rows and three columns displayed in given order. The number in row 1 and column 1 of determinant D is shown 1.2. When the number 1.2 is displayed, a symbol " " is also visualized in the leftwardmost digit position of the display device to give an indication of the position in row and column of the number 1.2. Therefore, the operator can learn the element position of the number in the determinant. As illustrated in the drawing, the symbol to suggest the position in row 2 and column 2 is "-". This symbol is the same as that conventionally used to mean "negative". Therefore, one may mistake the symbol for the negative sign. If it is desired to prevent such a mistake, then the suggestion of the position in row 2 and column 2 can be made by displaying no symbol for the position of that element. The last number in the determinant D is 5.6. The data of 5.6 is displayed together with the symbol " ", from which the operator can uderstand that the number 5.6 then shown is in row 3 and column 3.
An example of circuit configuration used to obtain the display symbols shown in FIGS. 1 and 2 is schematically illustrated in FIG. 3.
In FIG. 3, CPU designates a central processor unit, OUT 1 a first output unit and OUT 2 a second output unit. The first output unit receives from the CPU a data TA necessary for display and carries out position controlled time division display driving. The second output unit receives from the CPU a row and column data relating to display and produces outputs T1, T2, T3, T4 and T5 shown in FIG. 3 through flip-flops, decoders etc. which are provided in the second output unit OUT 2. Signals from the first and second output units OUT 1 and OUT 2, respectively, are combined via OR gates GA, GB, GC, GD, GE, GF and GG, from which the resultant signals are introduced into a display unit DS. Designated by Dn is an nth digit position driving pulse formed in OUT 1, and Dn+1 a digit position timing pulse formed in OUT 2. The latter mentioned pulse is to be added to a certain digit position and is developed from OUT 2 subsequent to the signals T1 -T5.
The display unit DS is formed as multidigit display having a pattern of the Figure "8". As previously noted, one of the digit positions is connected to display specific symbols. Suffixes A-G of the OR gates GA-GG used in the drawing suggest the wiring between the gates and the segments A-G of the digit display "8".
Assuming that now the data 2.3 in row 3 and column 1 is to be introduced into OUT 1 from the CPU through lead TA, then a binary code standing for the element position in row 3 and column 1 will be introduced into OUT 2 through connection TB and, at a given display timing, will be applied to the display unit DS. In this manner, there is obtained an indication of .
While explanation has been particularly made of a determinant of three rows and three columns, it will be easily understood from the foregoing that generally a determinant comprising rows and n columns can be displayed in the same manner by using the top segment for the first row, the bottom segment for the mth row, the left-hand segment for the first column and the right-hand segment for the nth column in making display symbols.
Also, the present invention is applicable to a display according to a dot matrix display system, which can be realized without difficulty according to the above described principle of the invention.
As will be understood by those skilled in the art, the present invention brings forth particular operative effects and advantages when it is required to successively display, on a display device having a limited number of digit positions, numbers which are disposed in a two-dimentional space.
Patent | Priority | Assignee | Title |
4511987, | Mar 25 1982 | Texas Instruments Incorporated | Method of entering and performing operations on complex numbers on calculators |
4866650, | Oct 21 1986 | Sharp Kabushiki Kaisha | Electronic calculator having matrix calculations |
5245559, | Jan 21 1983 | The Laitram Corporation | Portable computer with large screen display |
Patent | Priority | Assignee | Title |
4040048, | Mar 10 1975 | Display of mathematical equations | |
4101962, | Jun 24 1975 | Casio Computer Co., Ltd. | Electronic calculator for determining biorhythm data |
4138734, | Oct 01 1976 | Canon Kabushiki Kaisha | Electronic equipment capable of arithmetic operations |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Mar 08 1979 | Canon Kabushiki Kaisha | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Date | Maintenance Schedule |
Jan 27 1984 | 4 years fee payment window open |
Jul 27 1984 | 6 months grace period start (w surcharge) |
Jan 27 1985 | patent expiry (for year 4) |
Jan 27 1987 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jan 27 1988 | 8 years fee payment window open |
Jul 27 1988 | 6 months grace period start (w surcharge) |
Jan 27 1989 | patent expiry (for year 8) |
Jan 27 1991 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jan 27 1992 | 12 years fee payment window open |
Jul 27 1992 | 6 months grace period start (w surcharge) |
Jan 27 1993 | patent expiry (for year 12) |
Jan 27 1995 | 2 years to revive unintentionally abandoned end. (for year 12) |