A single tester tests both lsi and memory devices by storing test signals and standards for the pins of lsi devices in a storage element, providing test signals and standards for the data pins of memory devices from a generator, and selectably routing the test signals and standards from the storage element for lsi testing and from the generator for memory testing; format and timing information for each test signal and standard (for lsi testing) or for groups of test signals and standards (for memory testing) is stored in a second storage element and addresses corresponding to each test signal and standard (for lsi testing) or to each group of test signals and standards (for memory testing) and selectably provided to the second storage element.
|
8. A method of testing lsi devices and memory devices by injecting test signals and comparing resulting output signals with standards, said devices each having a multiplicity of pins, said pins of said memory devices comprising address pins and data pins, said method comprising:
storing said test signals and standards for said lsi devices in a storage element, when said device is an lsi device, triggering a selector to route said test signals and said standards from said storage element to said pins, when said device is a memory device, causing a generator to generate said test signals and said standards, and simultaneously triggering said selector to route said test signals and said standards to said data pins, said selector being triggered for testing lsi devices and memory devices in any desired order, and comparing said resulting output signals with said standards. 1. Apparatus for testing lsi and memory devices by injecting test signals and comparing resulting output signals with standards, said devices each having a multiplicity of pins, said pins of said memory devices comprising address pins and data pins, said apparatus comprising:
a sequence controller for sequencing the injections of said test signals and the comparisons of said resulting output signals with said standards, a storage element for storing said test signals and said standards for said lsi devices, a generator for generating said test signals and said standards for said memory devices, source switching circuitry responsive to said sequence controller, said source switching circuitry being connected to selectably route said test signals and said standards for said lsi devices from said storage element to said pins, or said test signals and said standards for said memory devices from said generator to said data pins, and a comparator for comparing said resulting output signals with said standards. 9. A method of testing lsi devices and memory devices by injecting test signals and comparing resulting output signals with standards, said devices each having a multiplicity of pins, said method comprising:
storing format and timing information corresponding to each of said test signals and said standards for said lsi devices in a storage element, storing format and timing information corresponding to groups of said test signals and said standards for said memory devices in said storage element, when said device is an lsi device, generating an address corresponding to each of said test signals and said standards, and simultaneously triggering a selector to route each said address to said storage element, when said device is a memory device, generating an address corresponding to each of said groups of said test signals and said standards, and simultaneously triggering a selector to route each said address to said storage element, said addresses being generated and said selector being triggered for testing lsi devices and memory devices in any desired order, injecting said test signals, and comparing said resulting output signals with said standards. 2. Apparatus for testing lsi and memory devices by injecting test signals and comparing resulting output signals with standards, said devices each having a multiplicity of pins, said pins of said memory devices comprising address pins and data pins, said apparatus comprising:
a sequence controller for sequencing the injections of said test signals and the comparisions of said resulting output signals with said standards, a format and timing generator for generating format and timing information corresponding to said test signals and said standards, a sequence generator for causing said format and timing generator to provide updated format and timing information corresponding to each of said test signals and said standards for testing said lsi devices, a group sequence generator for causing said format and timing generator to provide updated format and timing information corresponding to groups of said test signals and said standards for testing said memory devices, and a mode controller responsive to said sequence controller for selectably activating either said sequence generator or said group sequence generator for testing respectively said lsi devices or said memory devices, an injector for injecting said test signals, and a comparator for comparing said resulting output signals with said standards. 11. A method of testing lsi devices having memory portions and non-memory portions by injecting test signals and comparing resulting output signals with standards, said devices each having a multiplicity of pins, said method comprising
storing said test signals and standards for said non-memory portions in a first storage element, storing format and timing information corresponding to each of said test signals and standards for said non-memory portions in a second storage element, storing format and timing information corresponding to groups of said test signals and said standards for said memory portions in said second storage element, triggering a selector to route said test signals and said standards from said first storage element to said pins of said non-memory portions, generating an address corresponding to each of said test signals and said standards for said non-memory portions, and simultaneously triggering a selector to route each said address to said second storage element, causing a generator to generate said test signals and said standards for said memory portions, and simultaneously triggering said selector to route said test signals and said standards to the data pins of said memory portions, generating an address corresponding to each of said groups of said test signals and said standards for said memory portions, and simultaneously triggering a selector to route each said address to said second storage element, and comparing said resulting output signals with said standards. 3. The apparatus of
a format and timing generator for generating format and timing information corresponding to said test signals and standards, a sequence generator for causing said format and timing generator to provide updated format and timing information corresponding to each of said test signals and said standards for testing said lsi devices, a group sequence generator for causing said format and timing generator to provide updated format and timing information corresponding to groups of said test signals and standards for testing said memory devices, and a mode controller responsive to said sequence controller for selectably activating either said sequence generator or said group sequence generator for testing respectively said lsi devices or said memory devices. 4. The apparatus of
a format memory for storing format information, and a format address memory responsive to said sequence controller for storing addresses corresponding to the locations in said format memory. 5. The apparatus of
a timing memory for storing timing information, a timing generator for providing timing pulses in accordance with said timing information, and a timing address memory responsive to said sequence controller for storing addresses corresponding to the locations in said timing memory. 6. The apparatus of
a comparator for providing error signals when said output signals differ from said standards, and error processing circuitry connected to selectably store said error signals as a map corresponding to the memory locations in said memory devices, or as sequences of said error signals and said test signals corresponding to said pins of said lsi devices. 7. The apparatus of
a fail proceessor responsive to said comparator, a fail sequence memory responsive to said sequence controller and to said fail processor for storing said sequences, and a fail map memory responsive to said fail processor and to said sequence controller for storing said map. 10. The method of
storing format and timing information corresponding to each of said test signals and said standards for said lsi devices in a further storage element, storing format and timing information corresponding to groups of said test signals and said standards for said memory devices in said further storage element, when said device is an lsi device, generating an address corresponding to each of said test signals and said standards, and simultaneously triggering a selector to route each said address to said further storage element, and when said device is a memory device, generating an address corresponding to each of said groups of said test signals and said standards, and simultaneously triggering a selector to route each said address to said further storage element, said addresses being generated and said selector being triggered for testing lsi devices and memory devices in any desired order. |
|||||||||||||||||||||||||||||||||
This invention relates to testing large-scale integration (LSI) devices and memory devices by injecting test signals and comparing the resulting output signals with standards.
In LSI device testing, appropriate test signals, standards, and related format and timing information, for each pin of the device, are preloaded into random access memory dedicated to that pin. During testing, an address generator feeds address signals to the memory to produce the desired sequence of injections and comparisons.
In memory device testing, by contrast, the address generator simultaneously feeds address signals to the device's "address" pins (which thus receive the address signals as test signals) and activates a separate generator which feeds "data" test signals to the device's data pins. Output signals appear only on the data pins and are compared with the data signals previously injected. Although there is random access memory dedicated to each pin, it stores only format and timing information (which typically remains constant for long sequences of test signals) and, in some embodiments, address descrambling information.
In general, the invention features in one aspect apparatus for testing LSI and memory devices by injecting test signals and comparing resulting output signals with standards, the devices each having a multiplicity of pins the pins of the memory devices comprising address pins and data pins, the apparatus comprising a sequence controller for sequencing the injections and the comparisons, a storage element for storing the test signals and the standards for the LSI devices, a generator for generating the test signals and the standards for the memory devices, and source switching circuitry responsive to the sequence controller and connected to selectably route the test signals and the standards for the LSI devices from the storage element to the pins, or the test signals and the standards for the memory devices from the generator to the data pins.
In general, the invention features in another aspect apparatus comprising a sequence controller for sequencing the injections and the comparisons, a format and timing generator for generating format and timing information corresponding to the test signals and the standards, a sequence generator for causing the format and timing generator to provide updated format and timing information corresponding to each of the test signals and the standards for testing the LSI devices, a group sequence generator for causing the format and timing generator to provide updated format and timing information corresponding to groups of the test signals and the standards for testing the memory devices, and a mode controller responsive to the sequence controller for selectably activating either the sequence generator or the group sequence generator for testing respectively the LSI devices or the memory devices.
In preferred embodiments, the format and timing generator comprises a format memory for storing format information, and a format address memory responsive to the sequence controller for storing addresses corresponding to the locations in the format memory; a timing memory for storing timing information, a timing generator for providing timing pulses in accordance with the timing information, and a timing address memory responsive to the sequence controller for storing addresses corresponding to the locations in the timing memory; the apparatus further comprises a comparator for providing error signals when the output signals differ from the standards, a fail processor responsive to the comparator, a fail sequence memory responsive to the sequence controller and to the fail processor for storing sequences of the error signals and the test signals corresponding to the pins of the LSI devices, and a fail map memory responsive to the fail processor and to the sequence controller for storing the error signals as a map corresponding to the memory locations in the memory devices.
In another aspect, the invention features a method of testing LSI devices having memory portions and non-memory portions, comprising storing the test signals and standards for the non-memory portions in a first storage element; storing format and timing information corresponding to each of the test signals and the standards for the non-memory portions in a second storage element; storing format and timing information corresponding to groups of the test signals and the standards for the memory portions in the second storage element; triggering a selector to route the test signals and the standards from the first storage element to the pins of the non-memory portions; generating an address corresponding to each of the test signals and the standards for the non-memory portions, and simultaneously triggering a selector to route each address to the second storage element; causing a generator to generate the test signals and the standards for the memory portions, and simultaneously triggering the selector to route the test signals and the standards to the data pins of the memory portions; and generating an address corresponding to each of the groups of the test signals and the standards for the memory portions, and simultaneously triggering a selector to route each address to the second storage element.
The invention permits flexible, economical and efficient testing of LSI devices and memory devices (and LSI devices having memory portions) one after another in any order, and flexibly permits any pin of each tested device to be treated either as an LSI pin, a memory data pin or a memory address pin for any test signal cycle.
We turn now to the structure and operation of the preferred embodiment, first briefly describing the drawings thereof.
FIG. 1 is a block diagram of the components of a tester according to the invention.
FIG. 2 is a block diagram of the control RAM and other components of the pattern sequence controller shown in FIG. 1.
Referring to FIG. 1, each pin 10 of device 12 is connected through test station 14 (containing pin output follower and conventional pin driver circuitry) and two-way line 16 to formatting system 18 (containing integrated circuit logic elements including multiplexers for formatting and timing test signal injections and comparisons). Inputs of formatting system 18 are respectively connected through test signal line 20 to test signal generation circuitry 22; through format line 24 to format generation circuitry 26; and through timing line 28 to timing generation circuitry 30. An output of formatting system 18 is connected by error line 31 to fail processing circuitry 32.
Test signal generation circuitry 22 is connected to pattern sequence controller 50 by source select line 52, reload line 53, and test signal memory control lines 54, 56 and 57 (lines 54 and 56, with fail system interrupt and control lines 58 and 59, also connecting pattern sequence controller 50 to fail processing circuitry 32). Source select line 52, reload line 53, control line 57, and format and timing memory control lines 60 and 62 connect pattern sequence controller 50 to format and timing generation circuitries 26 and 30.
In test signal generation circuitry 22, test signal source selector 70 is connected to test signal source select memory 72 (of a capacity of 256 bytes per pin), and to five possible sources of test signals: A or B test signal memories 74, 76 (which store LSI device test signals for each pin 10 or memory device address descramble information for memory device address pins); C test signal memory 78 (through reload control 138); memory test signal generator 80 (containing an address-driven algorithmic generator comprising logic elements and an address-driven look-up table generator comprising memory elements); and alternate source line 82.
Similarly, in format address generation circuitry 26, format data source selector 90 is connected to format source select memory 94 (of a capacity of 256 bytes per pin), and to four possible sources of format addresses: A or B format memories 96, 98; C format memory 100 (through reload control 136); and alternate source line 122. An output of format surce selector 90 is connected to format memory 92 (of a capacity of 256 bytes per pin).
In timing generation circuitry 30, timing source selector 110 is connected to timing source select memory 114 (of a capacity 256 bytes per pin) and to four possible sources of timing information addresses: A or B timing memories 116, 118; C timing memory 120 (through reload control 134); and alternate source line 122. The output of timing source selector 110 is connected through timing memory 124 (a RAM having a capacity of 256 bytes per pin) to timing system 126, which contains programmable timing generators.
The A memories 74, 96 and 116, and B memories 76, 98 and 118 are respectively parts of two identical 4 K static RAMs, and C memories 78, 100 and 120 are parts of a 64 K to 256 K dynamic RAM. Selectors 70, 90, 110 are conventional multiplexers. Reload controls 134, 136, 138 (containing conventional multiplexers) have inputs connected to reload line 53 and respectively to C memories 78, 100 and 120, and have outputs connected respectively to A memories 74, 96 and 116, and B memories 76, 98 and 188.
In fail processing circuitry 32, fail processor 250 (containing integrated circuit logic elements for analyzing and routing error signals) is connected by memory device error line 252 to fail map memory 254 (a real-time memory device for storing error signals which can be configured as 16×64 K, 8×118 K or 1 K×1 K to hold memory device error signals). Fail processor 250 is also connected by fail sequence line 258 to fail sequence memory 260, a RAM which stores failure signals and related block and cycle information.
Referring to FIG. 2, A and B test signal address generators 310, 312 (respectively each containing three 12-bit address counters 314, 316, address selectors 318, 320, and EXCLUSIVE OR address inhibit gates 322, 324) are respectively connected by control bit lines 326, 328 and generator inhibit lines 330, 332 to control RAM 333 (a programmable microprocessor having a capacity of 4 K instruction words of 112 bits each). RAM 333 is also connected: through C address generator and control counter 322 (containing integrated circuit logic and timing circuitry for addressing and controlling C memories 78, 100, 120) to control line 57 and reload line 53; to source select line 52; through memory device format and timing address line 325 to LSI/memory mode selectors 334, 336 (which are also connected to A and B test signal address generators 310, 312); through sequence control line 338 to circuitry not shown for determining the address of the next control instruction in RAM 333 to be executed; and through test control line 340 to test control circuitry not shown.
Selectors 350 and 352 have data inputs connected to C address line 57 and respectively to A and B test signal address generators 310 and 312, and have control inputs connected by line 323 to C address generator and control counter 322.
Selectors 354 and 356 similarly have inputs connected to C address line 57 and respectively to LSI/memory mode selectors 334 and 336, and control inputs connected to C address generator and control counter 322. Control inputs of LSI/memory mode selectors 334 and 336 are respectively connected to registers 335 and 337.
Selectors 318, 320, 334, 336, 350, 352, 354 and 356 are conventional integrated circuit multiplexers.
The tester can be switched back and forth between testing LSI devices and memory devices in any sequence, and can test LSI devices having memory portions and non-memory portions. The testing mode is changed between the LSI mode and the memory mode by changing the values in registers 335 and 337 to control selectors 334 and 336 respectively to determine the source of addresses for A and B timing and format memories 96, 98, 116 and 118; and by changing the control bits which pass over line 52 to source select memories 72, 94 and 114, to determine the source of the test signals.
In LSI device testing, sequences of test signals for all pins 10 are supplied by formatting system 18 to test station 14 alternately from A or B test signal memory 74 or 76, the choice being determined by test signal source selector 70 as dictated by test signal source select memory 72 under the control of pattern sequence controller 50.
When A test signal memory 74 is selected by test signal source selector 70, it delivers test signals from a sequence of its memory locations governed by addresses provided on A address line 54. Simultaneously, B test signal memory 76 is being reloaded from a larger pool of test signals stored in test signal memory 78. After A test signal memory 74 has exhausted its supply of test data, test signal source selector 70 without delay causes B test signal memory 76 to deliver its newly replenished supply and A test signal memory 74 is reloaded from C test signal memory 78.
The reloading is controlled by C address generator and control counter 322, which issues a "load A" or "load B" signal on line 53 to reload control 124, and C addresses on line 57, in a manner and using apparatus described in U.S. Patent Application Ser. No. 309,982, titled "Test Signal Reloader", Garry C. Gillette, filed concurrently and incorporated herein by reference.
Each LSI test signal is delivered at a time specified by timing system 126 in accordance with timing information stored in timing memory 114, and in a format (e.g., non-return to zero (NRZ), return to zero (RZ), return to one (RTO), or return to complement (RTC)), specified by format information stored in format memory 92. Timing memory 114 and format memory 92 are respectively addressed alternately from A timing and format memories 116, 96, and B timing and format memories 118, 98 (in the same order as the alternation between A and B test signal memories 74, 76) under the control respectively of timing and format source select memories 114, 94 through timing data and format data source selectors 110, 90. The alternation is triggered on lines 60 and 62 (by the same A and B addresses as are provided on lines 54 and 56) by operation of LSI/memory mode selectors 334, 336 which are controlled by registers 335, 337 to operate in the "LSI" test mode. When either the A or B timing and format memories are not providing signals, they are being reloaded from a larger timing and format signal pool stored in C timing and format memories 100, 120.
Output signals from pins 10 received by formatting system 18 are compared (by conventional integrated circuit comparator circuitry in formatting system 18) with standards (provided on line 20 in the same manner as the test signals), and corresponding error signals are sent through fail processor 250 to fail sequence memory 260, under the control of pattern sequence controller 50. Upon the occurrence of predetermined fail sequences, fail processor 250 sends an interrupt signal to pattern sequence controller 50, which can then alter the test sequence.
In memory device testing, test signals are provided to the device data pin from memory test signal generator 80 (based on signals provided on lines 56 and 58) through test source selector 70; and "address" test signals for the X and Y address pins of the device are provided directly from A and B test signal memory address generators 310, 312 through A and B test signal memories 74, 76 (where they may be descrambled to conform to the memory layout of device 12).
Format and timing information (which typically remains unchanged for groups of memory device test signals) is determined by format address and timing generation circuitries 26 and 30 based on addresses provided directly from control RAM 333 over line 325 through LSI/memory mode selectors 334, 336, which are set to the "memory" test mode by registers 335, 337.
Error signals are sent through fail processor 250 to fail map memory 254, which stores the errors (under the control of address signals on lines 54, 56) in locations homologous to the failing locations in device 12 to provide a map of its "bad" memory locations.
Subject matter disclosed in this application concerning the reloading of the A and B memories from a pool of test signals and format and timing information stored in the C memories was the invention of Garry C. Gillette and is disclosed and claimed in his U.S. patent application Ser. No. 309,982, titled "Test Signal Reloader," assigned to the assignee of this application.
Other embodiments are within the following claims.
| Patent | Priority | Assignee | Title |
| 4517661, | Jul 16 1981 | International Business Machines Corporation | Programmable chip tester having plural pin unit buffers which each store sufficient test data for independent operations by each pin unit |
| 4519078, | Sep 29 1982 | Storage Technology Corporation | LSI self-test method |
| 4527249, | Oct 22 1982 | Mentor Graphics Corporation | Simulator system for logic design validation |
| 4556947, | Aug 23 1982 | Motorola, Inc. | Bi-directional switching circuit |
| 4574354, | Nov 19 1982 | Tektronix, Inc. | Method and apparatus for time-aligning data |
| 4586181, | Nov 15 1982 | Takeda Riken Co., Ltd. | Test pattern generating apparatus |
| 4590581, | May 09 1983 | Synopsys, Inc | Method and apparatus for modeling systems of complex circuits |
| 4601034, | Mar 30 1984 | Texas Instruments Incorporated; TEXAS INSTRUMENTS INCORPORATED, A CORP OF DE | Method and apparatus for testing very large scale integrated memory circuits |
| 4604744, | Oct 01 1984 | Freescale Semiconductor, Inc | Automated circuit tester |
| 4622647, | Jul 27 1982 | Rank Xerox SA | System for the automatic testing of printed circuits |
| 4635218, | May 09 1983 | Synopsys, Inc | Method for simulating system operation of static and dynamic circuit devices |
| 4670878, | Aug 14 1984 | Texas Instruments Incorporated; TEXAS INSTRUMENTS INCORPORATED, A CORP OF DE | Column shift circuitry for high speed testing of semiconductor memory devices |
| 4692920, | Oct 08 1982 | PARKER INTANGIBLES INC , A CORP OF DE | Apparatus for generating patterns of test signals |
| 4701918, | May 28 1984 | Takeda Riken Kogyo Kabushikikaisha | Logic analyzer |
| 4727312, | Dec 23 1985 | BANK OF NEW ENGLAND, N A , A NATIONAL BANKING ASSOCIATION | Circuit tester |
| 4730318, | Nov 24 1986 | International Business Machines Corporation | Modular organized storage tester |
| 4744084, | Mar 01 1985 | Mentor Graphics Corporation | Hardware modeling system and method for simulating portions of electrical circuits |
| 4758738, | May 06 1986 | Ando Electric Co., LTD | Timing signal generating apparatus |
| 4775954, | Oct 02 1985 | Ando Electric Co., LTD | Apparatus for generating timing signals used for testing ICs having two enable input terminals |
| 4775977, | Nov 19 1985 | Yokogawa Electric Corporation | Pattern generating apparatus |
| 4802168, | Feb 07 1986 | Ando Electric Co., Ltd. | Test signal generating circuit |
| 4849702, | Aug 01 1983 | Schlumberger Techologies, Inc. | Test period generator for automatic test equipment |
| 4855681, | Jun 08 1987 | International Business Machines Corporation | Timing generator for generating a multiplicty of timing signals having selectable pulse positions |
| 4858208, | Jul 11 1988 | Freescale Semiconductor, Inc | Apparatus and method for testing semiconductor devices |
| 4866662, | Sep 30 1985 | Kabushiki Kaisha Toshiba | Memory connected state detecting circuit |
| 4876685, | Jun 08 1987 | Teradyne, Inc. | Failure information processing in automatic memory tester |
| 4901315, | Apr 04 1988 | GENRAD, INC | Integrated data and timing circuitry for automatic circuit tester |
| 4903267, | Dec 01 1986 | Hitachi, Ltd. | Method of generating test data |
| 4916626, | Mar 31 1987 | Societe Anonyme dite : SMH ALCATEL | Coupling circuit for non-volatile memories in an electronic machine, and franking machine applying said circuit |
| 4937770, | Feb 07 1986 | DUET TECHNOLOGIES, INC | Simulation system |
| 4965799, | Aug 05 1988 | MICROCOMPUTER DOCTORS, INC | Method and apparatus for testing integrated circuit memories |
| 4967412, | Apr 08 1988 | Agilent Technologies Inc | Serial data frame generator for testing telecommunications circuits |
| 4996659, | Aug 20 1986 | Hitachi, Ltd. | Method of diagnosing integrated logic circuit |
| 5127011, | Jan 12 1990 | International Business Machines Corporation | Per-pin integrated circuit test system having n-bit interface |
| 5321701, | Dec 06 1990 | TERADYNE, INC , 2625 SHADELANDS DRIVE, WALNUT CREEK, CA 94598 | Method and apparatus for a minimal memory in-circuit digital tester |
| 5337045, | Jan 18 1991 | Kabushiki Kaisha Toshiba | Pattern generator |
| 5353243, | May 31 1989 | Synopsis Incorporated | Hardware modeling system and method of use |
| 5377203, | May 28 1991 | Texas Instruments Incorporated | Test data formatter |
| 5381421, | Jan 12 1990 | International Business Machines Corporation | Per pin circuit test system having N-bit pin interface providing speed improvement with frequency multiplexing |
| 5479415, | Dec 28 1990 | International Business Machines Corporation | Method and apparatus for generating test pulses |
| 5537632, | Apr 26 1991 | Summit Technology Systems, LP | Method and system for fault coverage testing memory |
| 5566371, | Jan 19 1990 | Renesas Electronics Corporation | Semiconductor memory device capable of data transfer between memory arrays coupled to different data pins and operating method thereof |
| 5579251, | Mar 31 1992 | Advantest Corporation | IC tester |
| 5588115, | Jan 29 1993 | Teradyne, Inc | Redundancy analyzer for automatic memory tester |
| 5625580, | May 31 1989 | Synopsys, Inc. | Hardware modeling system and method of use |
| 5649176, | Aug 10 1995 | Mentor Graphics Corporation | Transition analysis and circuit resynthesis method and device for digital circuit modeling |
| 5671394, | Jul 27 1990 | NEC Corporation | Microcomputer having ROM data protection function |
| 5673275, | Sep 12 1995 | Credence Systems Corporation | Accelerated mode tester timing |
| 5673295, | Apr 13 1995 | Synopsys, Inc | Method and apparatus for generating and synchronizing a plurality of digital signals |
| 5720031, | Dec 04 1995 | Micron Technology, Inc. | Method and apparatus for testing memory devices and displaying results of such tests |
| 5754556, | Jul 18 1996 | Teradyne, Inc. | Semiconductor memory tester with hardware accelerators |
| 5754561, | Oct 18 1993 | Fujitsu Limited | Large scale integrated circuit equipped with a normal internal logic testing circuit and unconnected/substandard solder testing circuit |
| 5794175, | Sep 09 1997 | Teradyne, Inc. | Low cost, highly parallel memory tester |
| 5825787, | Nov 25 1997 | XILINX, Inc.; Xilinx, Inc | System and method for accessing a test vector memory |
| 5913020, | Sep 20 1996 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method for using fuse identification codes for masking bad bits on single in-line memory modules |
| 6009531, | Aug 10 1995 | Mentor Graphics Corporation | Transition analysis and circuit resynthesis method and device for digital circuit modeling |
| 6009536, | Sep 20 1996 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method for using fuse identification codes for masking bad bits on memory modules |
| 6092227, | Sep 19 1997 | Renesas Electronics Corporation | Test circuit |
| 6134677, | Dec 04 1995 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method and apparatus for testing memory devices and displaying results of such tests |
| 6148275, | May 31 1989 | Synopsys, Inc. | System for and method of connecting a hardware modeling element to a hardware modeling system |
| 6167364, | Apr 17 1998 | Altera Corporation | Methods and apparatus for automatically generating interconnect patterns in programmable logic devices |
| 6195772, | Jun 21 1996 | ALTERA CORPORATION A CORPORATION OF DELAWARE | Electronic circuit testing methods and apparatus |
| 6314527, | Mar 05 1998 | Round Rock Research, LLC | Recovery of useful areas of partially defective synchronous memory components |
| 6330693, | Dec 04 1995 | Micron Technology, Inc. | Method and apparatus for testing memory devices and displaying results of such tests |
| 6332183, | Mar 05 1998 | Round Rock Research, LLC | Method for recovery of useful areas of partially defective synchronous memory components |
| 6381707, | Apr 28 1998 | Round Rock Research, LLC | System for decoding addresses for a defective memory array |
| 6381708, | Apr 28 1998 | Round Rock Research, LLC | Method for decoding addresses for a defective memory array |
| 6496876, | Dec 21 1998 | MEI CALIFORNIA, INC ; Micron Technology, Inc | System and method for storing a tag to identify a functional storage location in a memory device |
| 6578157, | Mar 06 2000 | Micron Technology, Inc; MEI CALIFORNIA, INC | Method and apparatus for recovery of useful areas of partially defective direct rambus rimm components |
| 6621748, | Mar 05 1998 | Round Rock Research, LLC | Recovery of useful areas of partially defective synchronous memory components |
| 6687863, | Jul 29 1999 | Matsushita Electric Industrial Co., Ltd. | Integrated circuit internal signal monitoring apparatus |
| 6810492, | Mar 06 2000 | Micron Technology, Inc. | Apparatus and system for recovery of useful areas of partially defective direct rambus RIMM components |
| 7269765, | Apr 13 2000 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method and apparatus for storing failing part locations in a module |
| 7284134, | Aug 30 2002 | Godo Kaisha IP Bridge 1 | ID installable LSI, secret key installation method, LSI test method, and LSI development method |
| 7346749, | Oct 28 2002 | RPX Corporation | Method for storing register properties in a datastructure and related datastructure |
| 7890819, | Apr 13 2000 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method and apparatus for storing failing part locations in a module |
| Patent | Priority | Assignee | Title |
| 2905930, | |||
| 3235849, | |||
| 3311890, | |||
| 3474421, | |||
| 3659088, | |||
| 3739349, | |||
| 3781829, | |||
| 3805243, | |||
| 3832535, | |||
| 3873817, | |||
| 3916306, | |||
| 4099259, | Oct 09 1975 | Texas Instruments Incorporated | Data stores and data storage system |
| 4137562, | Apr 08 1976 | Vereinigte Flugtechnische Werke-Fokker GmbH | Data acquisition from multiple sources |
| 4195343, | Dec 22 1977 | Honeywell Information Systems Inc. | Round robin replacement for a cache store |
| 4195779, | Aug 30 1974 | Exxon Research & Engineering Co. | Mixing apparatus with outlet nozzle and uses thereof |
| 4216539, | May 05 1978 | Zehntel, Inc. | In-circuit digital tester |
| 4249173, | Sep 14 1979 | Unisys Corporation | Logic signals control system |
| 4287594, | Dec 23 1978 | Tokyo Shibaura Denki Kabushiki Kaisha | Function test evaluation apparatus for evaluating a function test of a logical circuit |
| 4380068, | Jan 22 1980 | Thomson-CSF | Test unit for a high-rate multitrack digital recorder |
| Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
| Oct 01 1981 | CONNER, GEORGE W | TERADYNE, INC , A CORP OF MA | ASSIGNMENT OF ASSIGNORS INTEREST | 003936 | /0385 | |
| Oct 09 1981 | Teradyne, Inc. | (assignment on the face of the patent) | / |
| Date | Maintenance Fee Events |
| Nov 13 1987 | M170: Payment of Maintenance Fee, 4th Year, PL 96-517. |
| Nov 25 1987 | ASPN: Payor Number Assigned. |
| Nov 27 1987 | RMPN: Payer Number De-assigned. |
| Nov 12 1991 | M171: Payment of Maintenance Fee, 8th Year, PL 96-517. |
| Dec 06 1991 | ASPN: Payor Number Assigned. |
| Nov 06 1995 | M185: Payment of Maintenance Fee, 12th Year, Large Entity. |
| Dec 02 1995 | ASPN: Payor Number Assigned. |
| Dec 02 1995 | RMPN: Payer Number De-assigned. |
| Date | Maintenance Schedule |
| May 22 1987 | 4 years fee payment window open |
| Nov 22 1987 | 6 months grace period start (w surcharge) |
| May 22 1988 | patent expiry (for year 4) |
| May 22 1990 | 2 years to revive unintentionally abandoned end. (for year 4) |
| May 22 1991 | 8 years fee payment window open |
| Nov 22 1991 | 6 months grace period start (w surcharge) |
| May 22 1992 | patent expiry (for year 8) |
| May 22 1994 | 2 years to revive unintentionally abandoned end. (for year 8) |
| May 22 1995 | 12 years fee payment window open |
| Nov 22 1995 | 6 months grace period start (w surcharge) |
| May 22 1996 | patent expiry (for year 12) |
| May 22 1998 | 2 years to revive unintentionally abandoned end. (for year 12) |