A semiconductor resistor device comprising a resistor region diffused in the surface area of a semiconductor substrate, resistor electrodes respectively ohmically contacted to the surface of the resistor region, and a protective layer coated on the surfaces of the resistor electrodes. A trimming electrode is provided which is ohmically contacted to the surface of the resistor region to alloy with the resistor and a hole is formed in that portion of the protective layer which faces the trimming electrode. Where laser pulses are emitted to the trimming electrode through the hole, the trimming electrode is alloyed with the resistor region to reduce the resistance of the resistor region.

Patent
   4467312
Priority
Dec 23 1980
Filed
Nov 24 1981
Issued
Aug 21 1984
Expiry
Nov 24 2001
Assg.orig
Entity
Large
18
19
all paid
4. A semiconductor resistor device which comprises:
a semiconductor substrate;
a semiconductor resistor region formed near the surface area of said substrate, said resistor region including alloyed contact regions; and
conductive electrodes ohmically in contact with the surface of the semiconductor region only at individual ones of said alloyed contact regions, said contact regions being further alloyed by exposure of the conductive electrodes to a laser beam for decreasing the resistance of said resistor region.
1. A semiconductor resistor device which comprises:
a semiconductor substrate;
a semiconductor resistor region formed near the surface area of said semiconductor substrate, said resistor region including alloyed contact regions;
conductive electrodes each ohmically in contact with the surface of said semiconductor region only at individual ones of said alloyed contact regions; and
a trimming electrode ohmically in contact with the surface of said semiconductor region only at another of said alloyed contact regions between said electrodes for decreasing the resistance of said resistor regions.
2. The semiconductor resistor device according to claim 1, wherein the surfaces of said semiconductor region and conductive electrodes are covered with a protective layer and a hole is formed in that portion of said protective layer which faces the surface of said trimming electrode.
3. The semiconductor resistor device according to claim 1, wherein said trimming electrode is further alloyed with said semiconductor region when exposed to a laser beam.
5. The semiconductor resistor device according to claim 4, wherein said semiconductor region is diffused in the surface area of said semiconductor substrate.
6. The semiconductor resistor device according to claim 4, wherein said semiconductor region is a polycrystalline semiconductor layer deposited above said semiconductor substrate with an insulation layer interposed therebetween.
7. The semiconductor resistor device according to claim 4, wherein said semiconductor region is formed of silicon, and said conductive electrodes and trimming electrode are formed of a material selected from the group consisting of aluminum, aluminum alloy, platinum and titanium.
8. A device according to claim 8, wherein the surfaces of said semiconductor region and conductive electrodes are covered with a protective layer, and holes are formed in those portions of the protective layer which face the contact regions of said semiconductor region.

This invention relates to a semiconductor resistor device, and more particularly to a semiconductor resistor device which can trim resistance with a high precision.

With a digital-analog converter or analog-digital converter, a precise resistance value generally determines the reliability of the converter circuit. Therefore, a resistor of high precision is required for such converter. However, a thin resistor device of the hybrid type proposed to date for this object has the drawbacks that the resistor device has a low moisture proof property and is manufactured by a complicated process. On the other hand, a diffusion type resistor or polycrystalline silicon resistor manufactured during the conventional semiconductor-manufacturing process must be allowed to have variations of at least about 0.4% in resistance value in consideration of deviations occurring in the factors involved in the conventional semiconductor device-manufacturing process. Yet, the above-mentioned type of resistor has the advantage that it can be easily manufactured at low cost. At present, therefore, this type of resistor is still put to practical application by trimming its resistance value. One of the known resistor-trimming processes comprises connecting a plurality of diffusion type resistors in parallel by electrode metals of, for example, aluminum, and cutting the intervening electrode metals by laser beams, thereby raising the resistance of the portion including all the diffusion type resistors to a prescribed level. Another known resistor-trimming process comprises destroying part of a polycrystalline silicon resistor by laser beams. However, the above-mentioned conventional resistor-trimming processes destroy part of an electrode metal or semiconductor device by high output laser beams, presenting difficulties in assuring the reliability of a resistor device as a whole, and further imposing certain limitations on the construction of the resistor device.

It is accordingly the object of this invention to provide a semiconductor resistor device of high reliability whose resistance value can be trimmed with a high precision. To attain the above-mentioned object, this invention provides a semiconductor resistor device comprising a semiconductor region formed near the sruface area of a semiconductor substrate to provide a resistor, an electrode metal ohmically contacted to the surface of the semiconductor region, and a metal ohmically contacted to the surface of the semiconductor region for alloying with the semiconductor region.

FIGS. 1 to 4 are the sectional views of semiconductor resistor devices according to different embodiments of this invention.

Description is now given with reference to FIG. 1 of a semiconductor resistor device according to a first embodiment of this invention. Referring to FIG. 1, a P-type silicon resistor region 12 is diffused in the surface area of an N-type silicon substrate 10. A silicon oxidized (SiO2) layer 14 is deposited on the surfaces of the substrate 10 and resistor region 12. The resistor region 12 generally has a rectangular surface. Two holes are formed in the SiO2 layer 14 mounted on both end portions of the resistor region 12, respectively. Aluminum or aluminum alloy electrodes 16 and 18 used as resistor electrodes are respectively ohmically contacted to the both end portions of the resistor region 12 through the corresponding holes. This ohmic contact causes alloy layers 20 and 22 to be respectively formed in the corresponding junctions between the resistor region 12 and resistor electrodes 16 and 18. A hole is also formed in the oxidized layer 14 mounted on the upper part of the central portion of the resistor region 12. A trimming electrode 24 formed of a metal alloying with silicon, like the resistor electrode, is ohmically contacted to the resistor region 12 through the hole. An alloy layer 26 is also produced in the junction between the trimming electrode 24 and resistance region 12. The trimming electrode 24 is formed of a metal selected from the group consisting of aluminum, aluminum alloy, platinum, titanium, etc. A protective layer 28 is coated on the surfaces of the oxidized layer 14, resistor electrodes 16 and 18 and trimming electrode 24. The protective layer 28 is produced by the chemical vapor deposition (CVD) of SiO2 or application of polyimide. A hole is formed in that portion of the protective layer 28 which is positioned on the trimming electrode 24.

Where, after the above-mentioned construction of the resistor device, laser beams are emitted to the trimming electrode 24 though the hole of the protective layer 28, then alloying between the trimming electrode 24 and resistor region 12 proceeds to enlarge the alloy layer 26. The enlargement of the alloy layer 26 decreases the resistance of the resistance region 12. If, therefore, laser pulses are emitted to the trimming electrode 24 for the growth of the alloy layer 26, while measuring the resistance of the resistance region 12, then it is possible to obtain a desired level of resistance. The laser pulses which are simply intended to effect alloying between the semiconductor resistor and trimming electrode instead of destroying the semiconductor resistor, thereby, they only produce a low output (for example, about 500°C). The hole of the protective layer 28 is intended to assure the effective emission of the laser pulses to the trimming electrode 24 and prevent the protective layer 28 from being damaged by the heat of the laser pulses. If the power level of the laser pulses is extremely low, then the resistor device can be trimmed to an extent of several ohms. With the above-mentioned embodiment, resistance can be trimmed downward. Where, therefore, trimming is carried out on a resistor circuit which is damaged to have the so-called pair characteristic, it is advised to trim the resistance values of the resistor circuit to a minimum level thereof.

The aforementioned embodiment can trim the resistance of a semiconductor resistor device by alloying a semiconductor, instead of destroying part thereof, thereby providing a semiconductor resistor device of high precision and high reliability.

Description is now given of a semiconductor resistor device according to a second embodiment of this invention. The parts of the second embodiment the same as those of the first embodiment are denoted by the same numerals, description thereof being omitted. The second embodiment of FIG. 2 is different from the first embodiment only in that the resistor is not produced by diffusion, but is formed by depositing an impurity-doped polycrystalline silicon layer 30 on the insulating layer 14 mounted on the semiconductor substrate 10.

A semiconductor resistor device of FIG. 3 according to a third embodiment of the invention is different from the second embodiment of FIG. 2 in that no insulation layer 14 is provided between the polycrystalline silicon layer 30 and the resistor electrode 16, as well as between the polycrystalline silicon layer 30 and the resistor electrode 18, and that two trimming electrodes 24 and 24' are provided. Not only with the diffusion type resistor, but also with the polycrystalline silicon resistor, alloying can accurately trim the resistance of the resistor device. As in the third embodiment of FIG. 3, it is possible to provide a plurality of trimming electrodes.

This invention is not limited to the above-mentioned embodiments. But the invention can be practiced with various changes and modifications, for example, by varying the type of resistor. Further, resistance can be trimmed by directly emitting laser pulses to the resistor electrodes 16 and 18 without providing a trimming as shown in FIG. 4.

Komatsu, Shigeru

Patent Priority Assignee Title
4560583, Jun 29 1984 International Business Machines Corporation Resistor design system
4585490, Dec 07 1981 Massachusetts Institute of Technology Method of making a conductive path in multi-layer metal structures by low power laser beam
4606781, Oct 18 1984 Semiconductor Components Industries, L L C Method for resistor trimming by metal migration
4647906, Jun 28 1985 Burr-Brown Corporation Low cost digital-to-analog converter with high precision feedback resistor and output amplifier
4707909, Aug 08 1986 SILICONIX INCORPORATED, A DE CORP Manufacture of trimmable high value polycrystalline silicon resistors
4725810, Jul 04 1985 SGS Microelettronica S.p.A. Method of making an implanted resistor, and resistor obtained thereby
4783642, Sep 13 1983 Mitsubishi Denki Kabushiki Kaisha Hybrid integrated circuit substrate and method of manufacturing the same
4810663, Dec 07 1981 Massachusetts Institute of Technology Method of forming conductive path by low power laser pulse
4870472, Oct 18 1984 Semiconductor Components Industries, LLC Method for resistor trimming by metal migration
5065221, Sep 30 1988 Kabushiki Kaisha Toshiba Trimming resistor element for microelectronic circuit
5110758, Jun 03 1991 Motorola, Inc. Method of heat augmented resistor trimming
5206624, Aug 20 1990 Visteon Global Technologies, Inc Intermediate product for use in the production of thick-film circuits
6365930, Jun 03 1999 STMicroelectronics S.r.l. Edge termination of semiconductor devices for high voltages with resistive voltage divider
6770949, Aug 31 1998 HANGER SOLUTIONS, LLC One-mask customizable phase-locked loop
8310334, Sep 08 2009 Cyntec, Co., Ltd. Surface mount resistor
8441335, Oct 21 2010 Analog Devices, Inc Method of trimming a thin film resistor, and an integrated circuit including trimmable thin film resistors
8723637, Apr 10 2012 Analog Devices, Inc. Method for altering electrical and thermal properties of resistive materials
9963777, Oct 08 2012 Analog Devices, Inc. Methods of forming a thin film resistor
Patent Priority Assignee Title
3381256,
3474304,
3649945,
3700977,
3702955,
3740621,
3849757,
3947801, Jan 23 1975 RCA Corporation Laser-trimmed resistor
3996551, Oct 20 1975 The United States of America as represented by the Secretary of the Navy Chromium-silicon oxide thin film resistors
4001762, Jun 18 1974 Sony Corporation Thin film resistor
4179310, Jul 03 1978 National Semiconductor Corporation Laser trim protection process
4258380, Feb 21 1978 OVERLY HAUTZ MOTOR BASE COMPANY THE Bipolar transistor having an integrated resistive emitter zone
4270137, Dec 15 1977 U S PHILIPS CORPORATION, A CORP OF DE Field-effect devices
4272776, May 22 1971 U.S. Philips Corporation Semiconductor device and method of manufacturing same
4288530, Oct 15 1979 Motorola, Inc. Method of tuning apparatus by low power laser beam removal
4291326, Nov 27 1978 Fujitsu Limited Semiconductor device
4416049, May 30 1970 Texas Instruments Incorporated Semiconductor integrated circuit with vertical implanted polycrystalline silicon resistor
DE2837315,
DE2849716,
//
Executed onAssignorAssigneeConveyanceFrameReelDoc
Nov 05 1981KOMATSU, SHIGERUTOKYO SHIBAURA DENKI KABUSHIKI KAISHA, A CORP OF JAPANASSIGNMENT OF ASSIGNORS INTEREST 0039620199 pdf
Nov 24 1981Tokyo Shibaura Denki Kabushiki Kaisha(assignment on the face of the patent)
Date Maintenance Fee Events
Feb 09 1988M170: Payment of Maintenance Fee, 4th Year, PL 96-517.
Mar 14 1988ASPN: Payor Number Assigned.
Sep 30 1991M171: Payment of Maintenance Fee, 8th Year, PL 96-517.
Feb 05 1996M185: Payment of Maintenance Fee, 12th Year, Large Entity.


Date Maintenance Schedule
Aug 21 19874 years fee payment window open
Feb 21 19886 months grace period start (w surcharge)
Aug 21 1988patent expiry (for year 4)
Aug 21 19902 years to revive unintentionally abandoned end. (for year 4)
Aug 21 19918 years fee payment window open
Feb 21 19926 months grace period start (w surcharge)
Aug 21 1992patent expiry (for year 8)
Aug 21 19942 years to revive unintentionally abandoned end. (for year 8)
Aug 21 199512 years fee payment window open
Feb 21 19966 months grace period start (w surcharge)
Aug 21 1996patent expiry (for year 12)
Aug 21 19982 years to revive unintentionally abandoned end. (for year 12)