A polyimide embedded conductor process assures adherence of a metal conductor to a polyimide layer and allows closer spacing between conductors. The conductor is laid on a sacrificial substrate, and then the polyimide layer is laid over the conductor and substrate. The substrate is etched away to expose the conductor, and the polyimide layer may be etched away from the conductor to form attachment tabs.

Patent
   4650545
Priority
Feb 19 1985
Filed
Feb 19 1985
Issued
Mar 17 1987
Expiry
Feb 19 2005
Assg.orig
Entity
Large
21
9
EXPIRED
1. A polyimide embedded conductor process comprising the steps of:
depositing a single layer conductor directly on a sacrificial substrate in a particular configuration;
laying on a polyimide layer over said conductor and said sacrificial substrate; and
etching away said sacrificial substrate to expose said conductor;
whereby said conductor is securely attached to said polyimide layer.
2. A process as recited in claim 1 further comprising the step of selectively etching away said polyimide to expose portions of said conductor to form attachment tabs.
3. A process as recited in claim 1 further comprising the step of etching said particular configuration into said sacrificial substrate prior to said depositing step.

1. Field of the Invention

The present invention relates to flexible circuit processes, and more particularly to a polyimide embedded conductor process.

2. Description of the Prior Art

Polyimide is a standard material used for flexible circuitry. However, the conductors made of electrically conductive metals such as gold do not readily adhere to the surface of the polyimide. Additionally for micro-circuitry it is sometimes desirable to have adjacent conductors as close together as possible. The dielectric constant of air where the conductors are deposited on the surface of the polyimide does not allow close spacing of the conductors. Therefore, it is desired to formulate a process whereby the metal conductors adhere to the polyimide, and whereby the dielectric constant between conductors may be altered to allow closer spacing between conductors.

Accordingly, the present invention provides a polyimide embedded conductor process which assures adherence of a metal conductor to a polyimide layer and which allows close spacing between conductors. A plurality of metal conductors are laid on a sacrificial substrate in a desired pattern. A polyimide layer is laid down over the substrate and conductors. Excess polyimide is etched away using a photolithographic process, and the substrate is etched away to expose the conductors.

Objects, advantages and novel features of the present invention will be apparent from the following detailed description when read in conjunction with the appended claims and attached drawing.

FIGS. 1a, 1b and 1c illustrate the steps in a polyimide embedded conductor process according to the present invention for a particular application.

FIG. 2 is a bottom plan view of a transmission line interconnector fabricated according to the process of the present invention.

FIG. 3 is a bottom plan view of a mass produced group of transmission line interconnectors of FIG. 2.

FIG. 4 is a side plan view showing the transmission line interconnector of FIG. 2 connecting a substrate to a hybrid circuit.

Referring now to FIGS. 1a, 1b and 1c a sacrificial substrate 10 is selected. Upon the sacrificial substrate 10 is laid a plurality of conductors 12 in a desired configuration. Then a polyimide layer 14 is laid over the conductors 12 and substrate 10, with the polyimide material filling the spaces between the conductors if so desired. The polyimide layer 14 may be etched away in a desired configuration, using standard photolithographic techniques, to form attachment tabs or the like. The substrate 10 is etched away in a desired pattern, or completely, exposing the conductors 12 embedded in the polyimide layer 14.

In FIG. 2 an interconnect circuit 16 is shown produced by the process described above. The substrate 10 may be of a metallic material, such as a 70/30 copper/nickel alloy, which could be used as part of the circuit, and is typically three mils thick. The conductors 10 may be of an electrically conductive material, such as gold, copper, silver, aluminum or the like, and are either deposited or, in the case of a metallic substrate 10, electroplated onto the substrate with a thickness typically of eight microns. For the particular interconnect circuit 16 shown the conductors 12 form a segment of a transmission line 18 having a central conductor 12a with ground planes 12b and 12c, respectively, on either side. The polyimide layer 14 is laid over the conductors 12 with a thickness of approximately 1.5 mils. The substrate 10 is then etched away to form a frame in this instance. Finally the polyimide layer 14 is etched away to leave the ends of the conductors 12 bare for attachment to other circuits. These interconnect circuits 16 can be replicated many times in a sheet form as shown in FIG. 3.

Alternatively, the conductor pattern may first be etched into the sacrificial substrate 10 before the conductors 12 are laid on the substrate. In this instance after the polyimide layer 14 has been laid and the substrate 10 etched away, a portion of the conductors 12 will be exposed above the surface of the polyimide layer.

Referring now to FIG. 4 an interconnect circuit 16 fabricated according to the present invention is shown interconnecting a transmission line 20 on a substrate 22 to a hybrid IC circuit 24. The exposed ends, or attachment tabs, of the conductors 12 are attached respectively to the transmission line 20 and pads on the hybrid IC circuit 24 by conventional techniques. The polyimide between the conductors 12 allows the closer spacing of the conductors, and the embedment of the conductors allows the conductors to adhere to the polyimide.

Thus, the present invention provides a polyimide embedded conductor process where an electric circuit is built up in reverse order on a sacrificial substrate which is subsequently etched away.

Laakso, Carl W., Reagan, John J., Beckman, Robert L.

Patent Priority Assignee Title
4812191, Jun 01 1987 HEWLETT-PACKARD DEVELOPMENT COMPANY, L P Method of forming a multilevel interconnection device
4906803, Nov 08 1988 International Business Machines Corporation Flexible supporting cable for an electronic device and method of making same
4967175, Nov 13 1989 Tektronix, Inc. Inductor and carrier suitable for attaching to a hybrid substrate or the like
4976808, Apr 22 1989 Sumitomo Metal Mining Company Limited Process for removing a polyimide resin by dissolution
4980016, Aug 07 1985 Canon Kabushiki Kaisha Process for producing electric circuit board
4986880, Nov 29 1989 E I DU PONT DE NEMOURS AND COMPANY Process for etching polyimide substrate in formation of unsupported electrically conductive leads
5152868, Mar 06 1990 France Telecom Elastomer connector for integrated circuits or similar, and method of manufacturing same
5164332, Mar 15 1991 Microelectronics and Computer Technology Corporation Diffusion barrier for copper features
5738799, Sep 12 1996 Xerox Corporation Method and materials for fabricating an ink-jet printhead
5820771, Sep 12 1996 Xerox Corporation Method and materials, including polybenzoxazole, for fabricating an ink-jet printhead
6391220, Aug 18 1999 Fujitsu Limited, Inc. Methods for fabricating flexible circuit structures
6544430, Aug 18 1999 Fujitsu Limited Methods for detaching a layer from a substrate
6857459, Nov 19 1996 Texas Instruments Incorporated Wirefilm bonding for electronic component interconnection
7737709, Mar 17 2000 FormFactor, Inc. Methods for planarizing a semiconductor contactor
7877859, Jun 22 2007 Western Digital Technologies, INC Shield fabrication of magnetic write heads
7948252, Jul 11 2001 FormFactor, Inc. Multilayered probe card
8373428, Nov 09 1995 FormFactor, Inc. Probe card assembly and kit, and methods of making same
8427183, Mar 17 2000 FormFactor, Inc. Probe card assembly having an actuator for bending the probe substrate
8485418, May 26 1995 FormFactor, Inc. Method of wirebonding that utilizes a gas flow within a capillary from which a wire is played out
9707706, Feb 25 2014 Industrial Technology Research Institute Flexible substrate embedded with wires and method for fabricating the same
9905327, Nov 20 2015 Industrial Technology Research Institute Metal conducting structure and wiring structure
Patent Priority Assignee Title
3039177,
3350250,
3711625,
4125441, Jan 30 1978 Hughes Missile Systems Company Isolated bump circuitry on tape utilizing electroforming
4141782, Jan 30 1978 Hughes Missile Systems Company Bump circuits on tape utilizing chemical milling
4231154, Jan 10 1979 International Business Machines Corporation Electronic package assembly method
4306925, Jan 11 1977 WORLD PROPERTIES, INC Method of manufacturing high density printed circuit
4396457, Mar 17 1982 Berg Technology, Inc Method of making bumped-beam tape
4517051, Dec 27 1982 IBM Corporation Multi-layer flexible film module
////
Executed onAssignorAssigneeConveyanceFrameReelDoc
Feb 12 1985REAGAN, JOHN J TEKTRONIX, INC , A CORP OF OREGONASSIGNMENT OF ASSIGNORS INTEREST 0046180294 pdf
Feb 12 1985BECKMAN, ROBERT L TEKTRONIX, INC , A CORP OF OREGONASSIGNMENT OF ASSIGNORS INTEREST 0046180294 pdf
Feb 13 1985LAAKSO, CARL W TEKTRONIX, INC , A CORP OF OREGONASSIGNMENT OF ASSIGNORS INTEREST 0046180294 pdf
Feb 19 1985Tektronix, Inc.(assignment on the face of the patent)
Date Maintenance Fee Events
May 29 1987ASPN: Payor Number Assigned.
May 17 1988ASPN: Payor Number Assigned.
May 17 1988RMPN: Payer Number De-assigned.
Oct 16 1990REM: Maintenance Fee Reminder Mailed.
Mar 17 1991EXP: Patent Expired for Failure to Pay Maintenance Fees.


Date Maintenance Schedule
Mar 17 19904 years fee payment window open
Sep 17 19906 months grace period start (w surcharge)
Mar 17 1991patent expiry (for year 4)
Mar 17 19932 years to revive unintentionally abandoned end. (for year 4)
Mar 17 19948 years fee payment window open
Sep 17 19946 months grace period start (w surcharge)
Mar 17 1995patent expiry (for year 8)
Mar 17 19972 years to revive unintentionally abandoned end. (for year 8)
Mar 17 199812 years fee payment window open
Sep 17 19986 months grace period start (w surcharge)
Mar 17 1999patent expiry (for year 12)
Mar 17 20012 years to revive unintentionally abandoned end. (for year 12)