The invention pertains to a method and apparatus to provide for the display of characters and graphics in color. The invention includes three bit map memories which store graphics information for different colors, one character generator driven from a text memory for display of text, and an attribute memory for storing display characteristics such as inverse video and blinking. The contents of the bit map and attribute memories and the output of the character generator are used to address a pre-programmed ROM. The output from the ROM is a string of three bit words with each bit stream representing a primary color on a color crt and being connected to the associated color input to the crt. Composite graphics and text are displayed on the crt.
|
1. A computer display system for displaying color graphics and color alphanumeric text comprising:
a. first means for storing graphic pixels (bits) representative of graphic display images, each image being in a predetermined different color; b. second means for generating text signals representative of alphanumeric text in monochrome color; and c. third means coupled to said first and second means and jointly responsive to the graphic pixels read out of said first means and to the text signals from said second means for providing binary signals which when applied to a color crt displays color graphics and color text, and wherein said third means is divided into areas, with some predetermined areas storing binary information representative of text in color, other predetermined areas storing binary information representative of graphics in color, and still other predetermined areas storing binary information representative of color text and graphics mixed, and wherein the binary signals output from said third means are REDVID, GRNVID, and BLUVID.
2. The computer display system as recited in
3. The computer display terminal as recited in
4. The computer display system as recited in
|
1. Field of the Invention
This invention relates generally to a computer display system, and more particularly to a display system for combining text and graphics in color.
2. Description of the Prior Art
Graphics and alphanumeric text are displayed usually in many business applications. This permits the display of characters or graphics either simultaneously or individually. In order to highlight and differentiate different graphs presented on one chart, it is desirable to present each graph and/or text in different colors. The prior art utilizes 3 bit map memories for storing the text in red, green and blue in the different bit map memories, as well as 3 bit map memories for storing graphics display. Accordingly, three character generators are normally required for generating text in the different colors. This has the disadvantage of requiring excessive hardware and thereby increasing the cost of the computer display system.
It is a primary object of the invention to have an improved display system.
It is another object of the invention to have an improved display system having color capability.
It is another object of the invention to have an improved display system for displaying graphics and text in different colors.
The display system includes three bit map memories for storing pixels (bits) representative of a graphic display image. Each of the three bit map memories is utilized to display graphics in a particular color. Additional colors may be displayed utilizing the contents of each bit map memory, by combining the colors in each bit map memory.
Text information is stored in byte form in a data random access memory (RAM). Additionally, attribute characters are stored in an attribute RAM.
A mixing programmable read-only memory (PROM) receives the pixels in the form of signals from each of the 3 bit map memories as well as the text signals from a data RAM coupled to a character generator. The character generator stores signals of characters that are utilized to generate the text bytes stored in the data RAM.
Attribute signals are also applied to the mixing ROM to provide for low or high intensity of the display or inverting the background of text and graphic color.
It is the purpose of the mixing ROM to receive color graphics signals, monochrome text signals and mode control signals to produce signals to represent pixels for presentation to a color CRT for the display of color graphics and color text either individually or intermixed on the same display CRT.
The novel features which are characteristic of the invention are set forth with particularity in the appended claims. The invention itself, however, both as to organization and operation may best be understood by reference to the following description in conjunction with the drawings in which:
FIG. 1 is a block diagram of the invention.
FIGS. 2A and 2B are logic block diagrams of the invention.
FIG. 3 is a schematic diagram of the color mixing ROM.
Referring now to FIG. 1, there is shown a block diagram of the invention. Bit map memories 101, 102, 103 store images of the graphics to be displayed on the display screen. The image stored in bit map memory 101 will be displayed in red; the image stored in bit map memory 102 will be displayed in green; and the image stored in bit map memory 103 will be displayed in blue. Each bit map is a random access memory that contains the screen image of 216,000 pixels (720×300 pixels). Each location in each bit map represents a pixel to be displayed on the monitor in a predetermined color. The monochrome option requires a single plane memory, just one bit per pixel displayed. The color option requires 3 planes of memory, 101, 102, 103, a plane for each of the three basic colors -- red, green and blue. When writing to a color option memory, one or more planes at the addressed pixel position will be written to obtain the designated color. Black is displayed when all the corresponding pixels of three planes equal ZERO. A microprocessor (not shown) controls what is written into the actual bit map memory. Data is written one pixel per write command. Bit map memory 101, 102, 103 is addressed via an address multiplexer 4 from PCO interface address 23 or from row address select/column address select (RAS/CAS) 6. Each bit map memory is made up of 8 64K×1 dynamic RAMS storing 216,000 pixels for display on a CRT (not shown). A pattern PROM 16 stores bits representative of the patterns that may be displayed; i.e., diagonal lines, cross-hatch lines, dotted areas, etc. A mode control register 18 stores mode signals which indicate a replace mode of operation, an OR mode of operation or an exclusive OR mode of operation. Predetermined output signals from pattern PROM 16 are selected in accordance with state of the mode signals from mode control register 18. Eight bits are read from each of bit map memories 101, 102, 103, and are applied to bit select 34 which applies a bit selected from each of said bit map memories to bit map register 36. A transceiver 38 when enabled allows data bits from bit map register 36 to be reflected on data bus 21. Three low order address bits in a read command issued to the color option select which pixel appears in the return data byte. In the case of a write memory operation a full byte of data transferred from the PCO 23 is used to determine what is to be written into the address pixel position of bit map memory. The write command data byte utilizes bits 0, 1 and 2 for pattern select (the three high order bits of an eight word byte); bits 3 and 4 for operations reserved for future use; and bits 5, 6 and 7 for color select. In the color version of the graphics option, bit 5 will write into the red plane, bit 6 into the green plane and bit 7 into the blue plane. Therefore, by the use of these three bits eight colors can be generated.
The output signals of bit map memory 101, 102, 103 are buffered first in A buffers 104, 105, 106 and secondly in B buffers 107, 108, 109; then they are serialized in bit shift registers 110, 111, 112 and the stream of bits applied to text mix PROM 123.
Data RAM 115 stores text to be displayed on a CRT. The data is stored and read under control of CRTC 116. Text in the form of signals read from data RAM 115 are then applied to character generator 119. The output signal from charater generator 119 is then applied to the text mix PROM 123.
Referring now to FIGS. 2A and 2B, the text is generated in the normal monochrome display manner. The text display codes are in the data RAM 115 and the matching attributes; i.e., blinking, inverse, blanking, etc. are stored in attribute RAM 114. Both the attribute RAM and 114 the data RAM, 115 store 8 bit bytes. The cathode ray tube controller 116 controls the addressing of data RAM 115 by sending sequential addresses to the data RAM 115. The output of data RAM 115 is stored in data register 118. The output of the attribute RAM 114 is stored in attribute register 117. The output of data register 118 is applied to a character generator 119; the output being data bytes to the character generator 119. Four raster signals from cathode ray tube controller 116 are also applied to character generator 119 to address the horizontal lines of each character. The output of character generator 119 is applied to shift register 121. Register 121 is a serial shift register to serialize the text for CRT display. It has the same function as shift register 110, 111 and 112 for color.
The signal VIDEO1-1R from shift register 121 is applied to driver 131, which inverts the video signal to VIDEO1+00 and is then stored in register 113. There are three attribute signals from attribute register 120 INVRSE+1R, LOWINT+1R and CURSOR+1R; these signals are applied to driver 122 which generates signals INVRSE+00, LOWINT+00 and CURSOR+00.
In normal operation of the graphics option of the computer system, graphics information to be displayed on the screen is stored in bit map memories 101, 102 and 103. All of the dots which will appear as red are stored in bit map memory 101; all of the dots which appear as green will be stored in bit map memory 102; and all those dots which will appear as blue will be stored in bit map memory 103. By combining red, green and blue, several different colors can be generated in addition to the basic colors. The 8 bit outputs of the bit map memories 101, 102 and 103 are stored in their respective buffers -- buffer A104 for red, buffer A105 for green and buffer A106 for blue. These bytes are, in turn, transmitted to buffer B107 for red, buffer B108 for green and buffer B109 for blue. The data bytes are then applied to shifted 110 for red, shifter 111 for green and shifter 112 for blue; these shifters generate their respective color signals VIDRED+00, VIDGRN+00 and VIDBLU+00 which are then stored in register 113 on the rise of the dot clock signal, DOTCLK+1D. The color output signals VIDRED+1D, VIDGRN+1D and VIDBLU+1D from register 113 are then applied to input address terminals of a read-only memory 123. In addition, the inverse signal INVRSE+00, the low intensity signal LOWINT+00 and video signal VIDEOD+1F are also applied to the input address terminals of ROM 123. Also applied to the input address terminals of ROM 123 is the text-on signal TEXTON+00 (hereinafter also called TEXTON), the palate signal PALATE+00 (hereinafter also called PALATE) and the graphics signal GRAFI+00 which are received from mode register 18 which is loaded via a data bus 21 from main memory 125 under control of the microprocessor 124. The text-on signal TEXTON when high, allows the text received to be displayed on the color CRT 130. The palate signal PATATE+00 selects one of two colors for that text and the graphics signal GRAFIC+1D activates the graphics for display on the color CRT 130. The out signals from ROM 123, REDVIDO+00, GRNVID+00 and BLUVID+00 are then stored in register 126 on the rise of the dot clock signal DOTCLK+1D. The output signals from register 126 REDOUT+00, GRNOUT+00 and BLUOUT+00 are further gated through their respective AND gates 127, 128, 129 when the display enable DSPEND+00 signal is high. The color output signals from AND gates 127, 128, 129, respectively, are REDOUT+1G, GRNOUT+1G and BLUOUT+1G are then displayed on the screen of the color CRT 130. The display enable signal DSPEN8+00 which is generated by the CRTC 116 for a horizontal display time of the beam across the face of the CRT 130 is also stored in register 126 to generate the display enable sigal DSPEND+00.
ROM 123 also generates an attribute video signal ATTVID+00, ATTVID+00 represents the high intensity attribute of the text from ROM 123.
Referring now to ROM 123 of FIGS. 2B and 3, when certain address signals applied to ROM 123 are true, the effect of mixing color graphics with monochrome text produces color text which may or may not be mixed with the graphics display. The TEXTON signal selects the text portion of ROM 123; whereas the GRAFIC signal selects the graphics portion. Hence as shown on FIG. 3, when TEXTON signal is ZERO and GRAFIC signal is ZERO, these is no graphics or text displayed. When TEXTON is ONE and GRAFIC is ZERO, either red or green text can be displayed. The selection is done by the PALATE signal. When PALATE is ZERO and TEXTON is one, with GRAFICS equal to ZERO, green text will be displayed. In a similar manner with the above signals set the same, but with PALATE equal to ONE, red text will be displayed.
Text and graphics can further be mixed and presented in selected colors. For example, if the TEXTON signal is ONE and the GRAFIC signal is ONE, green or red text and graphics can be selected depending on whether PALATE is ZERO or ONE. When PALATE is ZERO the text is green and when the PALATE is ONE the text is red with graphics independent of the PALATE signal and being a color represented by the truth table below.
Colors can be mixed by having different combinations of VIDRED, VIDGRN, VIDBLU along with the other signals. Graphics can, therefore, be presented in 8 colors; whereas text can be presented in 4 colors. Each text color may appear as a high intensity of low intensity color.
The following truth table indicates how the 8 colors for graphics are selected for display in response to various signals applied to ROM 123, whereon ONE represents that the signal is true and ZERO represents that the signal is false.
______________________________________ |
VIDRED VIDGRN VIDBLU RESULTANT COLOR |
______________________________________ |
0 0 0 Black |
0 0 1 Blue |
0 1 0 Green |
0 1 1 Cyan |
1 0 0 Red |
1 0 1 Magenta |
1 1 0 Yellow |
1 1 1 White |
______________________________________ |
Holtey, Thomas O., Bruce, Kenneth E.
Patent | Priority | Assignee | Title |
4837710, | Dec 06 1985 | Bull HN Information Systems Inc. | Emulation attribute mapping for a color video display |
4857899, | Dec 10 1985 | UPSTATE ERIE CANALWAY LLC | Image display apparatus |
4894653, | Jun 24 1988 | HE HOLDINGS, INC , A DELAWARE CORP ; Raytheon Company | Method and apparatus for generating video signals |
4932062, | May 15 1989 | Intel Corporation | Method and apparatus for frequency analysis of telephone signals |
4953104, | May 18 1989 | Eastman Kodak Company | Page buffer for an electronic gray-scale color printer |
5003494, | Dec 18 1989 | Eastman Kodak Company | Data storage system for an electronic color printer |
5210825, | Apr 26 1990 | Atmel Corporation | Method and an apparatus for displaying graphical data received from a remote computer by a local computer |
5351074, | Jan 19 1988 | Canon Kabushiki Kaisha | Apparatus for forming a color image using two memories |
5404447, | Dec 30 1991 | Apple Inc | Apparatus for manipulating image pixel streams to generate an output image pixel stream in response to a selected mode |
5579446, | Jan 27 1994 | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | Manual/automatic user option for color printing of different types of objects |
5704021, | Jan 27 1994 | Hewlett-Packard Company | Adaptive color rendering by an inkjet printer based on object type |
5801705, | Nov 14 1995 | Mitsudishi Denki Kabushiki Kaisha | Graphic display unit for implementing multiple frame buffer stereoscopic or blinking display, with independent multiple windows or blinking regions |
5877772, | Sep 08 1995 | Fuji Xerox Co., Ltd. | Graphic processing apparatus allowing the user to specify image appearance by automatically expressing differences in color and hatching attributes |
7113171, | Jun 10 1997 | Universal input device | |
7218327, | Mar 05 2003 | Kabushiki Kaisha Toshiba | Font memory for a display |
7907110, | Apr 04 2007 | Atmel Corporation | Display controller blinking mode circuitry for LCD panel of twisted nematic type |
7965279, | Jun 10 1997 | Universal input device and system | |
8175380, | Feb 23 2009 | Samsung Electronics Co., Ltd. | Apparatus and method for improving text recognition capability |
8279169, | Jun 10 1997 | Universal input device and system |
Patent | Priority | Assignee | Title |
4016544, | Jun 20 1974 | Tokyo Broadcasting System Inc.; Nippon Electric Company, Ltd. | Memory write-in control system for color graphic display |
4232311, | Mar 20 1979 | Chyron Corporation | Color display apparatus |
4342029, | Jan 31 1979 | Grumman Aerospace Corporation | Color graphics display terminal |
4368461, | Dec 03 1979 | Hitachi, Ltd. | Digital data processing device |
4408200, | Aug 12 1981 | LENOVO SINGAPORE PTE LTD | Apparatus and method for reading and writing text characters in a graphics display |
4484187, | Jun 25 1982 | AT&T Bell Laboratories | Video overlay system having interactive color addressing |
4490797, | Jan 18 1982 | HONEYWELL INC , A CORP OF DE | Method and apparatus for controlling the display of a computer generated raster graphic system |
4574277, | Aug 30 1983 | NEC Corporation | Selective page disable for a video display |
4613852, | Oct 29 1982 | Tokyo Shibaura Denki Kabushiki Kaisha | Display apparatus |
GB2032740, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Sep 13 1984 | HOLTEY, THOMAS O | HONEYWELL INFORMATION SYSTEMS INC , A CORP OF DE | ASSIGNMENT OF ASSIGNORS INTEREST | 004368 | /0089 | |
Sep 13 1984 | BRUCE, KENNETH E | HONEYWELL INFORMATION SYSTEMS INC , A CORP OF DE | ASSIGNMENT OF ASSIGNORS INTEREST | 004368 | /0089 | |
Sep 17 1984 | Honeywell Information Systems Inc. | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Jan 21 1988 | ASPN: Payor Number Assigned. |
May 03 1989 | RMPN: Payer Number De-assigned. |
May 11 1989 | ASPN: Payor Number Assigned. |
Jun 28 1991 | M173: Payment of Maintenance Fee, 4th Year, PL 97-247. |
Jul 07 1995 | M184: Payment of Maintenance Fee, 8th Year, Large Entity. |
Aug 06 1999 | ASPN: Payor Number Assigned. |
Aug 06 1999 | M185: Payment of Maintenance Fee, 12th Year, Large Entity. |
Aug 12 1999 | RMPN: Payer Number De-assigned. |
Date | Maintenance Schedule |
Feb 09 1991 | 4 years fee payment window open |
Aug 09 1991 | 6 months grace period start (w surcharge) |
Feb 09 1992 | patent expiry (for year 4) |
Feb 09 1994 | 2 years to revive unintentionally abandoned end. (for year 4) |
Feb 09 1995 | 8 years fee payment window open |
Aug 09 1995 | 6 months grace period start (w surcharge) |
Feb 09 1996 | patent expiry (for year 8) |
Feb 09 1998 | 2 years to revive unintentionally abandoned end. (for year 8) |
Feb 09 1999 | 12 years fee payment window open |
Aug 09 1999 | 6 months grace period start (w surcharge) |
Feb 09 2000 | patent expiry (for year 12) |
Feb 09 2002 | 2 years to revive unintentionally abandoned end. (for year 12) |