A method of producing filaments of sub-micron cross-sectional dimensions including the steps of obtaining a substrate having a base and a delineating layer on the base and a step in a surface of the delineating layer, providing a layer of a material from which the filament is to be formed on the surface which replicates the step in the surface, anisotropically etching the layer of filament material in the direction of the surface so as to leave a filament of the material adjacent the step, and removing the delineating layer to wholly or partially separate the filament from the substrate.

Patent
   4849069
Priority
Dec 13 1986
Filed
Dec 09 1987
Issued
Jul 18 1989
Expiry
Dec 09 2007
Assg.orig
Entity
Large
5
5
EXPIRED
1. A method of producing filaments comprising the steps of:
(a) obtaining a substrate having a base and a delineating layer on said base and a step in a surface of the delineating layer;
(b) providing a layer of a material from which the filament is to be formed on said surface which replicates the step in said surface;
(c) anisotropically removing said layer of filament material in the direction of said surface so as to leave a filament of said material adjacent said step; and
(d) removing said delineating layer to wholly or partially separate said filament from the substrate.
2. A method according to claim 1, wherein said delineating layer is deposited or grown on said base.
3. A method according to claim 2, wherein said delineating layer is grown thermally or is chemically isotropically deposited.
4. A method according to claim 3, wherein said delineating layer is selectively deposited or grown so as to produce said step.
5. A method according to claim 4, wherein the layer from which the filament is to be formed is removed by anisotropic etching.
6. A method according to claim 5, wherein said anisotropic etching comprises plasma etching.
7. A method according to claim 1, wherein said step is formed by etching or erosion.
8. A method according to claim 7, wherein said etching or erosion comprises selective etching, masked chemical etching, erosion by ion bombardment, plasma etching or reactive ion etching.
9. A method according to claim 1, wherein said delineating layer is so removed from said substrate as to leave said filament connected to the substrate at one or more selected positions along the length of the filament.
10. A method according to claim 9, wherein the filament is left connected to the substrate at one or both ends.
11. A method according to claim 10, wherein the delineating layer is formed from a material which is etchable or removable differentially with respect to the material from which the filament is to be formed.
12. A method according to claim 11, wherein the substrate is formed from silicon and silicon dioxide and the material from which said filament is to be formed is polysilicon.
13. A method according to claim 12, wherein the base of the substrate is of silicon and the delineating layer is of silicon dioxide.
14. A method according to claim 13, wherein the height of said step is chosen according to the required thickness of the filament to be produced.
15. A method according to claim 14, wherein the thickness of the layer from which the filament is to be formed is chosen according to the required width of the filament to be produced.
16. A method according to claim 15, which comprises treating the material of the filament to impart predetermined electrical or mechanical properties to the filament.
17. A method according to claim 16, wherein the electrical conductivity of the filament is adjusted to a predetermined value by dopant diffusion, ion implantation or thermal treatment.
18. A method according to claim 1, wherein the layer from which the filament is to be formed is removed by anisotropic etching.
19. A method according to claim 1, wherein the base of the substrate is of silicon, the delineating layer is of silicon dioxide and the material from which said filament is to be formed is polysilicon.
20. A method according to claim 1 wherein the height of said step is chosen according to the required thickness of the filament to be produced.
21. A method according to claim 1, wherein the thickness of the layer from which the filament is to be formed is chosen according to the required width of the filament to be produced.
22. A method according to claim 1, wherein the electrical conductivity of the filament is adjusted to a predetermined value by dopant diffusion, ion implantation or thermal treatment.

The present invention relates to a method of producing filaments, and particularly filaments of submicron cross-sectional dimensions.

The present invention has as its object to provide a method of producing filaments of materials such as silicon, polysilicon, permalloy and the like of precisely defined configuration and of controlled dimensions and which can have sub-micron cross-sectional dimensions.

The present invention provides a method of producing filaments comprising the steps of:

(a) obtaining a substrate having a step in a surface thereof;

(b) providing a layer of a material from which the filament is to be formed on said surface which replicates the step in said surface; and

(c) anisotropically removing said layer in the direction of said surface so as to leave a filament of said material adjacent said step.

The method may comprise the step of obtaining a substrate having a base and a delineating layer on said base in which said step is provided. Said delineating layer may be deposited or grown on said base e.g., may be grown thermally or be chemically isotropically deposited either with or without plasma activation. The delineating layer may be selectively deposited or grown so as to produce said step or said step may be formed by etching or erosion, e.g., selective etching, masked chemical etching, erosion by ion bombardment, plasma etching or reactive ion etching.

The layer from which the filament is to be formed may be removed by anisotropic etching, e.g., plasma etching at low pressure.

Material may be removed from said surface of said substrate, as by etching, to wholly or partially separate said filament from the substrate. Where the substrate comprises a delineating layer as aforesaid, the delineating layer may be at least partially removed, as by etching, to wholly or partially separate the filament from the substrate. Material may be so removed from said surface of the substrate as to leave said filament connected to the substrate at one or more selected positions along the length of the filament, e.g., so as to leave the filament connected to the substrate at one or both ends. To this end, the material from which the substrate or said delineating layer of the substrate is formed may be etchable or removable differentially with respect to the material from which the filament is to be formed.

The substrate may be formed from silicon and/or silicon dioxide, e.g., may comprise a base of silicon and a delineating layer of silicon dioxide, and the material from which the filament is to be formed may be polysilicon.

The height of said step may be chosen according to the required thickness of the filament to be produced and the thickness of the layer from which the filament is to be formed may be chosen according to the required width of the filament to be produced.

The material of the filament may be treated, either before or after the filament has been produced, to impart required electrical and/or mechanical properties to the filament. For example the electrical conductivity of the filament may be adjusted to a required value by dopant diffusion, ion implantation and/or thermal treatment, either homogeneously or in one or more localized areas of the filament.

The invention will be more particularly described with reference to the accompanying diagrammatic drawings, in which:

FIGS. 1 to 4 illustrate steps in the formation of a filament according to a first embodiment of the method of the present invention.

FIGS. 5 to 8 illustrate steps in the formation of a filament in accordance with the method according to a second embodiment of the present invention, and

FIG. 9 illustrates a filament assembly produced by the method of the present invention.

Referring to FIGS. 1 to 4 of the drawings, a substrate 1 of silicon or the like has a step 2 formed therein in any known or suitable manner, such as by selective etching, masked etching chemically, erosion by ion bombardment, plasma etching or reactive ion etching. A layer 3 of polysilicon or other material from which the filament is to be formed is then provided, e.g., deposited, on the substrate 1 so as to replicate the step 2 as shown in FIG. 2. Thereafter the layer 3 is etched anisotropically in the direction of the substrate 1 as indicated by the arrows 4 in FIG. 3 so as to remove the layer 3 and leave a filament 5 adjacent the step 2 as shown in FIG. 4. The height of the step 2 determines the thickness of the filament 5 while the thickness of the layer 3 determines the width of the filament 5 as will be apparent from a perusal of FIG. 3. The filament 5 can be left anchored to the substrate 1 as shown in FIG. 4 or may be wholly or partially separated from the substrate 1 by removing material from the substrate 1 as by selective etching.

The embodiment of FIGS. 5 to 8 is substantially the same as that of the embodiment of FIGS. 1 to 4 and accordingly like parts have been given like reference numerals. In the embodiment of FIGS. 5 to 8 the substrate 1 comprises a base 6 and a delineating layer 7, the step 2 being provided in the delineating layer 7 in any of the ways described hereinbefore or by selectively growing or depositing the material of the delineating layer 7 so as to define the step 2. The layer 3 from which the filament is to be formed is then provided, e.g., deposited, on the delineating layer 7 so as to replicate the step 2 and the layer 3 is then removed by anisotropic etching in the direction of the arrows 4 to leave the filament 5 adjacent the step 2. Thereafter the delineating layer 7 can be wholly or partially removed, e.g., in a second etch, to wholly or partially separate the filament 5 from the base 6 of the substrate 1. For example, as shown in FIG. 9, the delineating layer 7 may be partially removed so as to separate the medial portion of the filament 5 from the substrate 1 and leave the filament 5 supported at its opposite ends by the remainder of the delineating layer 7. The base 6 of the substrate 1 may be of silicon, the delineating layer 7 may be of silicon dioxide and the layer 3 from which the filament is to be formed may be of polysilicon.

The electrical conductivity of the filament 5 can be modified to desired values in known manner such as by dopant diffusion, ion implantation, or thermal treatment, either homogeneously or in localized areas. By control of the dopant concentration in desired areas, subsequent selective etching of the filament 5 can be carried out if desired.

1. A single crystal silicon slice, optically polished on one side was chemically cleaned and a layer of silicon nitride 500A thick was deposited by reacting silane with Ammonia in a LPCVD reactor.

2. The nitride layer was photo-patterned and etched for producing a number of ridges with vertical walls in a variety of configurations, according to the desired layout of the silicon fibers to be fabricated as described in this step below.

3. The exposed areas of the slice were then etched in a mixture of HF and HNO3 to a depth of 1 μm isotropically.

4. The nitride layer was then stripped off chemically in hot phosphoric acid and, after rinsing and cleaning, the entire slice was oxidized in wet 02 so that a layer of Si02 was formed 1 μm thick all over the slice.

5. Polysilicon was then deposited by decomposing silane in a LPCVD reactor at 630°C to a thickness of 1 μm.

6. The slice was annealed at 950°C in dry N2 for 1 hour to relieve stress in the polysilicon film

7. The polysilicon was then anistropically etched in a gaseous plasma of CHF3 excited by a RF field in a parallel reactor.

8. The etching reaction was stopped as soon as the polysilicon was etched fully on all the flat surfaces, as monitored optically by interference effects and color.

9. The slice was then etched in HF to remove all the oxide thus freeing the polysilicon filaments formed at the vertical edges of the oxide.

10. To produce filaments which had the desired resistivity and type, a masking operation was performed before etching the oxide as in step 9, and the filaments implanted with the desired dopant As, P or B required.

11. Polysilicon areas were masked with deposited SiO2 to serve as connecting pads for the filaments, the SiO2 preventing etching of the polysilicon during step 7.Selected areas were defined for implantation as described in step 10 above.

12. The dimensions of the filaments thus produced were slightly below 1 μm "diameter".

Filaments produced by the method of the present invention are suitable for use in fabricating thermal sensors conductivity sensors, IR and visible burnout proof emitters, segment displays, micro resonators, fiber optic waveguides, couplers, Hall sensors, magnetoresistive sensors, recording heads and other devices where the use of filaments of precisely defined configuration and of controlled dimensions is an advantage.

Evans, Alan G. R., Farooqui, Mohammed M.

Patent Priority Assignee Title
4962061, Feb 12 1988 Mitsubishi Denki Kabushiki Kaisha Method for manufacturing a multilayer wiring structure employing metal fillets at step portions
4968646, Dec 20 1988 Thomson Composants Militaires et Spatiaux Process for fabricating small size electrodes in an integrated circuit
5202272, Mar 25 1991 International Business Machines Corporation Field effect transistor formed with deep-submicron gate
7709389, Jul 06 2005 Samsung Electronics Co., Ltd. Method of fabricating a semiconductor device
7838371, Nov 06 2006 MORGAN STANLEY SENIOR FUNDING, INC Method of manufacturing a FET gate
Patent Priority Assignee Title
4358340, Jul 14 1980 Texas Instruments Incorporated Submicron patterning without using submicron lithographic technique
4389429, Jun 16 1980 Conexant Systems, Inc Method of forming integrated circuit chip transmission line
4442589, Mar 05 1981 International Business Machines Corporation Method for manufacturing field effect transistors
4508579, Mar 30 1981 International Business Machines Corporation Lateral device structures using self-aligned fabrication techniques
4648937, Oct 30 1985 International Business Machines Corporation; INTERNATIONAL BUSINESS MACHINES CORPORATION, ARMONK, NEW YORK, A CORP OF NEW YORK Method of preventing asymmetric etching of lines in sub-micrometer range sidewall images transfer
////
Executed onAssignorAssigneeConveyanceFrameReelDoc
Nov 23 1987EVANS, ALAN G R SPECTROL RELIANCE LIMITED, DRAKES WAY, SWINDON, WILTSHIRE SN3 3HY, ENGLAND, A CORP OF GREAT BRITAINASSIGNMENT OF ASSIGNORS INTEREST 0047990913 pdf
Nov 23 1987FAROOQUI, MOHAMMED M SPECTROL RELIANCE LIMITED, DRAKES WAY, SWINDON, WILTSHIRE SN3 3HY, ENGLAND, A CORP OF GREAT BRITAINASSIGNMENT OF ASSIGNORS INTEREST 0047990913 pdf
Dec 09 1987Spectrol Reliance Limited(assignment on the face of the patent)
Dec 21 1989Spectrol Reliance LimitedHAMILTON STANDARD CONTROLS, INC A CORP OF DEASSIGNMENT OF ASSIGNORS INTEREST 0052060481 pdf
Date Maintenance Fee Events
Dec 09 1992M183: Payment of Maintenance Fee, 4th Year, Large Entity.
Jan 13 1993ASPN: Payor Number Assigned.
Feb 25 1997REM: Maintenance Fee Reminder Mailed.
Jul 20 1997EXP: Patent Expired for Failure to Pay Maintenance Fees.


Date Maintenance Schedule
Jul 18 19924 years fee payment window open
Jan 18 19936 months grace period start (w surcharge)
Jul 18 1993patent expiry (for year 4)
Jul 18 19952 years to revive unintentionally abandoned end. (for year 4)
Jul 18 19968 years fee payment window open
Jan 18 19976 months grace period start (w surcharge)
Jul 18 1997patent expiry (for year 8)
Jul 18 19992 years to revive unintentionally abandoned end. (for year 8)
Jul 18 200012 years fee payment window open
Jan 18 20016 months grace period start (w surcharge)
Jul 18 2001patent expiry (for year 12)
Jul 18 20032 years to revive unintentionally abandoned end. (for year 12)