A process is disclosed for the removal of residual oxide and/or silicon materials from a semiconductor wafer such as silicon-rich oxide residues or polysilicon stringers from the sidewalls of lines or steps formed over semiconductor wafers during the construction of integrated circuit structures without removing the wafer from the vacuum apparatus used in forming the lines on the wafer using a high pressure magnetically enhanced plasma etch using an NF3 -containing gas containing at least about 40 volume % NF3 as the etchant gas.
|
1. In a process for forming polysilicon lines over an oxide layer on an integrated circuit structure formed on a semiconductor wafer wherein a polysilicon layer on said oxide layer is patterned by etching through said polysilicon layer down to said underlying oxide layer whereby silicon-rich oxide residues from said etching step are deposited on the sidewalls of said polysilicon lines, the improvement which comprises: removing said silicon-rich oxide residues from said sidewalls by contacting said residues for from about 5 to about 60 seconds with an etchant gas containing at least 40 volume % NF3 in an etchant chamber while maintaining said semiconductor wafer in said etchant chamber within a temperature range of from about -25°C to about 150°C
16. In a process for forming polysilicon lines on an oxide layer formed over underlying steps on an integrated circuit structure formed on a semiconductor wafer wherein a polysilicon layer on said oxide layer is patterned by etching through said polysilicon layer down to said underlying oxide layer and wherein polysilicon stringers remain on said oxide layer between adjacent polysilicon lines formed from said polysilicon layer at a position where said oxide layer passes over said underlying steps after said etching step to form said polysilicon lines, the improvement which comprises: removing said polysilicon stringers on said oxide layer by contacting said stringers for from about 5 to about 120 seconds with an etchant gas containing at least 40 volume % NF3 in an etchant chamber while maintaining said semiconductor wafer in said etchant chamber within a temperature range of from about -25°C to about 150°C
17. An improvement in the process for forming polysilicon lines over an oxide layer on an integrated circuit structure formed on a semiconductor wafer wherein a polysilicon layer on said oxide layer is patterned by etching through said polysilicon layer down to said underlying oxide layer whereby silicon-rich oxide residues from said etching step are deposited on the sidewalls of said polysilicon lines, the improvement comprising removing said silicon-rich oxide residues from said sidewalls by the steps of:
(a) mounting said wafer on a cathode capable of maintaining a wafer temperature of from about -5°C to about 150°C in a vacuum etch chamber maintained at a pressure within a range of from about 20 milliTorr to about 1 Torr; b) flowing into said etch chamber at a rate equivalent to from about 10 to about 500 sccm flowing into a 1200 cc. vacuum chamber, an NF3 -containing etchant gas containing at least 40 volume % NF3 with the balance consisting essentially of one or more gases selected from the group consisting of argon, helium, oxygen, SF6, Cl2, and CF4 ; c) igniting a plasma in said chamber and maintaining it at a power level ranging from about 50 to about 400 watts while said NF3 -containing etchant gas is flowing into said chamber; d) immersing said wafer in said chamber in a magnetic field parallel to the plane of said wafer at a field strength of at least about 25 gauss during said etch; and e) etching said sidewalls of said polysilicon lines for a period of from about 5 to about 60 seconds to remove said silicon-rich oxide residues from said sidewalls of said polysilicon lines.
23. In a process for forming overlying polysilicon lines on an oxide layer formed over underlying polysilicon lines on an integrated circuit structure formed on a semiconductor wafer wherein a polysilicon layer on said oxide layer is patterned by etching through said polysilicon layer down to said underlying oxide layer and wherein polysilicon stringers remain on said oxide layer between adjacent overlying polysilicon lines formed from said polysilicon layer at a position where said oxide layer passes over said underlying polysilicon lines after said etching step to form said overlying polysilicon lines, the improvement which comprises:
a) mounting said wafer on a cathode capable of maintaining a wafer temperature of from about 5°C to about 65°C in a vacuum chamber maintained at a pressure within a range of from about 100 milliTorr to about 400 milliTorr; b) flowing into said chamber at a rate equivalent to from about 10 to about 500 sccm flowing into a 1200 cc. vacuum chamber, an NF3 -containing etchant gas containing at least 50 volume % NF3 with the balance consisting essentially of one or more gases selected from the group consisting of argon, helium, oxygen, SF6, Cl2, and CF4 ; c) igniting a plasma in said chamber and maintaining it at a power level ranging from about 50 to about 400 watts while said NF3 gas is flowing into said chamber; d) immersing said wafer in said chamber in a magnetic field parallel to the plane of said wafer at a field strength of from about 25 gauss to about 150 gauss during said etch; and e) maintaining said etch conditions for a time period of from about 5 to about 120 seconds.
22. An improvement in the process for forming polysilicon lines over an oxide layer on an integrated circuit structure formed on a semiconductor wafer wherein a polysilicon layer on said oxide layer is patterned into raised polysilicon lines on said integrated circuit structure by etching through said polysilicon layer down to said underlying oxide layer whereby silicon-rich oxide residues from said etching step are deposited on the sidewalls of said polysilicon lines, the improvement comprising removing said silicon-rich oxide residues from said sidewalls by the steps of:
a) mounting said wafer on a cathode capable of maintaining a wafer temperature of from about 5°C to about 65°C in a vacuum chamber maintained at a pressure within a range of from about 100 milliTorr to about 400 milliTorr; b) flowing into said chamber at a rate equivalent to from about 150 to about 200 sccm flowing into a 1200 cc. vacuum chamber, an NF3 -containing etchant gas containing at least 50 volume % NF3 with the balance consisting essentially of one or more gases selected from the group consisting of argon, helium, oxygen, SF6, Cl2, and CF4 ; c) igniting a plasma in said chamber and maintaining it at a power level ranging from about 50 to about 400 watts while said NF3 gas is flowing into said chamber; d) immersing said wafer in said chamber in a magnetic field parallel to the plane of said wafer at a field strength of from about 25 gauss to about 150 gauss during said etch; and e) maintaining said etch conditions for a time period of from about 5 to about 60 seconds;
to thereby remove said silicon-rich oxide residues from said sidewalls of said polysilicon lines. 2. The process of
3. The process of
4. The process of
5. The process of
6. The process of
7. The process of
8. The process of
9. The process of
10. The process of
11. The process of
12. The process of
13. The process of
14. The process of
15. The process of
18. The process of
19. The process of
20. The process of
21. The process of
|
|||||||||||||||||||||||||||||
1. Field of the Invention
This invention relates to a etching process for the removal of oxide and/or silicon residues during the formation of integrated circuit structures on semiconductor wafers. In particular, this invention relates to a dry process for the removal of materials from the sidewalls of raised lines on semiconductor wafers using a high pressure magnetically enhanced plasma etch and a gaseous etchant containing NF3 gas.
2. Description of the Related Art
During the construction of integrated circuit structures on and in a semiconductor wafer, undesirable oxide and/or silicon products or residues may be formed or left on the wafer. For example, during the formation of conductive polysilicon lines on the surface of a semiconductor wafer, such undesirable products or residues may be formed or left on the sidewalls of the resulting polysilicon line or lines.
For example, as shown in FIG. 1, when a polysilicon line 10 is formed over a gate oxide layer 6 on a silicon semiconductor wafer 2, by patterning a photoresist layer to form a photoresist mask 14 and then anisotropically etching an underlying polysilicon layer through the mask, a residue 20a may form on the sidewalls of polysilicon line 10, and a similar residue 20b may form on the sidewalls of photoresist mask 14. Such residue material is believed to be a form of a silicon-rich oxide, which is sometimes denoted as a fluffy oxide because of its appearance under a microscope due to its relative density when compared to thermal oxide and its etch rate in hydrofluoric acid. This residue material must be removed from the sidewalls, for example, when it is desired to form oxide sidewalls for insulation purposes, because it interferes with high quality oxidation processes since it protrudes above the poly line itself. This residue also creates adhesion problems for the next layer and can contaminate the diffusion furnaces in the next level processing if not removed.
In the past, removal of this oxide residue has been carried out by a wet etch process using HF. However, this necessitates removal of the wafer from a vacuum apparatus, which can introduce contamination, as well as slow down the throughput of the overall process for forming integrated circuit structures on the wafer. Furthermore, the use of HF will also attack the gate oxide, thus requiring very close monitoring of the wet etch step.
Oxide type residues are not the only form of residues which may be formed on the sidewalls of polysilicon lines on semiconductor wafers. For example, as shown in FIGS. 2-4, when forming a polysilicon line 30 on semiconductor wafer 2 over an oxide layer 26 which separates polysilicon line 30 from an underlying polysilicon line 22, the normal anisotropic etching of the upper polysilicon layer through a photoresist mask 36 can result in polysilicon residues or stringers 40 remaining on oxide layer 26 at 28 where oxide layer 26 necks down as it is formed over the sidewalls of lower polysilicon line 22. Such polysilicon stringers 40, if not removed, can form an undesirable short or conductive paths between two parallel polysilicon lines 30 formed over oxide layer 26, as best seen in FIG. 3.
As in the removal of the oxide residues, the current practice used to remove such undesirable polysilicon stringers is to remove the wafer from the vacuum apparatus and to subject it to a wet etch, usually a KOH etch, to remove the undesirable polysilicon.
However, when an etchant such as KOH is used to remove such undesirable polysilicon residues, great care must again be exercised in controlling the etch since the etchant will also attack the polysilicon line. In addition, in submicron geometries, wet chemicals may have problems penetrating high aspect ratio openings.
It would, therefore, be desirable to provide a dry etch process which could selectively remove such undesirable residues without the need to remove the semiconductor wafer from the vacuum chamber.
It is, therefore, an object of this invention to provide a process for the removal of materials from the sidewalls of raised lines formed on semiconductor wafers.
It is another object of this invention to provide a dry process for the removal of materials from the sidewalls of raised lines formed on semiconductor wafers using a high pressure plasma etch with an NF3 -containing etchant gas.
It is yet another object of this invention to provide a dry process for the removal of oxide residues from the sidewalls of raised lines formed on semiconductor wafers using a high pressure NF3 -containing plasma etch.
It is still another object of this invention to provide a dry process for the removal of polysilicon residues from the sidewalls of raised lines formed on semiconductor wafers using a high pressure NF3 -containing plasma etch.
These and other objects of the invention will be apparent from the following description and drawings.
FIG. 1 is a vertical side section view of a prior art integrated circuit structure showing oxide residues on the sidewalls of a polysilicon line formed on a semiconductor wafer.
FIG. 2 is a vertical side section view of a prior art integrated circuit structure showing polysilicon residues or stringers remaining on or over the oxide sidewall over a polysilicon line or step on a semiconductor wafer when forming a second polysilicon line.
FIG. 3 is an isometric view of the prior art structure of FIG. 2 showing the polysilicon stringer extending between two parallel polysilicon lines to provide an electrical short between the lines.
FIG. 4 is a vertical cross-sectional view of the prior art structure of FIG. 3 taken along lines IV--IV.
FIG. 5 is a flow sheet illustrating the process of the invention.
The invention provides a dry process for the removal of residual materials from the sidewalls of lines or steps formed over semiconductor wafers without removing the wafer from the vacuum apparatus used in forming the lines on the wafer using a high pressure magnetically enhanced plasma etch utilizing an NF3 -containing gas as the etchant.
After forming a polysilicon line on a semiconductor wafer, such as shown in the prior art structure of FIG. 1, the silicon-rich oxides or oxide residues 20a and 20b, formed on the sidewalls of both polysilicon line 10 and photoresist mask 14, can be removed, in accordance with the invention, by subjecting the wafer to a high pressure magnetically enhanced NF3 plasma etch in the same vacuum chamber used to form the polysilicon line.
The vacuum chamber is maintained within a pressure range of from about 20 milliTorr to about 1 Torr, preferably within a range of from about 100 milliTorr to about 400 milliTorr, and most preferably within a pressure range of from about 300 milliTorr to about 350 milliTorr during the etch. The cathode or wafer base on which the wafer is mounted within the vacuum chamber is maintained at a temperature which will provide a wafer temperature within a range of from about minus 25°C to about 150°C, preferably within a range of from about 5°C to about 65°C, and most preferably within a temperature range of from about 15°C to about 25°C, during the etch.
For a vacuum chamber of about 1200 cc in volume, the total flow of NF3 -containing etchant gas into the vacuum chamber is maintained within a range of from about 10 to about 500 standard cubic centimeters per minute (sccm), preferably from about 150 to about 200 sccm. For a larger or smaller vacuum chamber, the flow of NF3 -containing etchant gas into the chamber would be adjusted proportionately.
The NF3 -containing etchant gas may comprise only NF3 gas, or it may comprise a mixture which contains at least 40 volume %, and preferably at least 50 volume %, NF3 gas, as well as one or more additional reactive gases and/or one or more carrier gases. Examples of other reactive gases which may be used in combination with the NF3 etchant gas include SF6, Cl2, and CF4. These gases, when present, may be used singly or in combination in amounts of up to 60 volume %, preferably 50 volume % total, with the balance consisting of NF3 gas, i.e., the remaining 40 volume % or preferably 50 volume %. Examples of carrier gases which may be used include helium, oxygen, and argon, either singly or in combination, with the total amount of such carrier gas or gases also not exceeding 60 volume %, preferably 50 volume %, of the etchant gas mixture. When one or more additional reactive gases and one or more carrier gases are used in combination with the NF3 gas, the total amount of all of these additional gases must also not exceed 60 volume %, preferably 50 volume %, with the balance consisting of NF3 gas.
The etch process of the invention is carried out with the assistance of a plasma which is ignited within the chamber between the cathode and the chamber walls and maintained in the chamber during the etch at a power level ranging from about 50 to about 400 watts, depending upon the wafer diameter.
The etch is carried out under magnetic enhancement conditions by immersing the wafer in a magnetic field parallel to the plane of the wafer and having a field strength ranging from about 25 gauss to about 150 gauss or higher, preferably from about 100 gauss to about 125 gauss, using magnetic coils horizontally spaced around the outside walls of the vacuum chamber as is well known to those skilled in the art. Examples of such apparatus may be found in U.S. Pat. Nos. 4,668,338 and 4,842,683, both assigned to the assignee of this invention, and cross-reference to both of which is hereby made.
When removing oxide residues, the etch is carried out for a period of from about 5 seconds to about 60 seconds which is sufficient to remove the silicon-rich oxide residues from the sidewalls of the polysilicon line without damaging the remainder of the structure. It should be noted, in this regard, that close monitoring and control of the time period for the etch is very important since the etch system of the invention is capable of removing both polysilicon and oxide and damage to either the polysilicon line or the gate oxide on the wafer adjacent the polysilicon line could occur if the etch was carried out for an excessive period of time.
The etch system of the invention may also be used to remove polysilicon residues or stringers from the re-entrant portion of the step, such as polysilicon stringers 40 shown in FIGS. 2-4, formed when a first polysilicon line is formed on a semiconductor wafer, an oxide insulating layer is deposited or grown over the polysilicon line, and a second polysilicon layer is deposited over the oxide layer and then patterned to form a polysilicon line or lines at a second level.
When using the etch process of the invention to remove such polysilicon stringers or residues, rather than removal of the oxide residues described above, the etch conditions described above remain the same except that the time may be longer, i.e., up to about 120 seconds, and the polysilicon lines may be slightly re-entrant, i.e., undercut at the bottom edges. However, the etch time will still be significantly less than when a wet treatment is used.
As in the previous embodiment, accurate control and monitoring of the time of the etch during such polysilicon etching is important to prevent or inhibit excessive etching or removal of other portions of the integrated circuit structure already formed on the semiconductor wafer.
The following examples will serve to further illustrate the process of the invention:
An integrated circuit structure on a 4" diameter semiconductor wafer was formed with a polysilicon layer applied thereon in a 1280 cc vacuum chamber followed by formation of a photoresist mask over the polysilicon layer. The polysilicon layer was conventionally etched in the vacuum chamber through the openings in the photoresist mask to form several polysilicon lines on the wafer, leaving silicon-rich oxide residues on the sidewalls of both the polysilicon lines and the photoresist mask.
The oxide residues were etched away by flowing 150 sccm of NF3 into the vacuum chamber while maintaining the cathode base on which the wafer was mounted at a temperature of 20°C and maintaining the pressure in the chamber at about 300 milliTorr. A plasma at a power level of 100 watts was ignited in the chamber during the etch and the wafer was immersed in a magnetic field of 120 gauss. After 15 seconds, the gas flow was stopped, the plasma extinguished, and the wafer was removed from the chamber and examined using an SEM microscope. No visible traces of oxide residues remained on the sidewalls of the polysilicon line.
A second semiconductor wafer of 4" diameter, having a first level of polysilicon lines formed on the surface and an oxide insulating layer formed over the polysilicon lines, was placed in the vacuum apparatus and a second polysilicon layer was deposited on the oxide surface followed by formation of a photoresist mask over the polysilicon layer. The polysilicon layer was conventionally etched in the vacuum chamber to form a plurality of polysilicon lines over the oxide layer, leaving polysilicon stringers or residues in the re-entrant portions of the oxide layer over the first level of polysilicon lines.
The polysilicon stringers or residues were etched away by flowing a gaseous mixture of 9 sccm of NF3 plus 11 sccm of Cl2 into the vacuum chamber while maintaining the cathode base on which the wafer was mounted at a temperature of 65°C and maintaining the pressure in the chamber at about 80 milliTorr. A plasma at a power level of 80 watts was ignited in the chamber during the etch and the wafer was immersed in a magnetic field of 75 gauss. After -15 seconds, the gas flow was stopped, the plasma extinguished, and the wafer was removed from the chamber and examined using a SEM microscope. No visible traces of polysilicon were observed between the polysilicon lines on the surface of the oxide layer.
The NF3 -containing dry etch process of the invention may also be used for the removal of native oxide from silicon surfaces; for the removal of boron or phosphorus "skin", i.e., doped native oxide after implant and annealing steps; or for the removal of "fence", i.e., polysilicon spikes or residues left on the surface of an integrated circuit structure adjacent to--but not necessarily contiguous with the sidewall of a raised step.
Thus, the invention provides an improved process for removing undesirable oxide or polysilicon residues from an integrated circuit structure, such as from the sidewalls of steps such as polysilicon lines formed on semiconductor wafers without the need of removing the wafer from a vacuum chamber, i.e., a dry etching process which eliminates the need of removing the wafer from a vacuum chamber to conduct a wet etch to remove such residues. The result is a process which provides for speedier throughput of wafers with a lower risk of wafer contamination.
Amini, Zahra H., Webb, Jennifer M., Szwejkowski, Chester A.
| Patent | Priority | Assignee | Title |
| 5378312, | Dec 07 1993 | GLOBALFOUNDRIES Inc | Process for fabricating a semiconductor structure having sidewalls |
| 5382316, | Oct 29 1993 | Applied Materials, Inc | Process for simultaneous removal of photoresist and polysilicon/polycide etch residues from an integrated circuit structure |
| 5420076, | Jan 03 1994 | Texas Instruments Incorporated | Method of forming a contact for multi-level interconnects in an integrated circuit |
| 5605601, | Sep 19 1995 | Mitsubishi Denki Kabushiki Kaisha | Method of manufacturing semiconductor device |
| 5674354, | Sep 29 1995 | United Microelectronics Corporation | Method for etching a conducting layer of the step-covered structure for semiconductor fabrication |
| 5685950, | Dec 29 1993 | Sony Corporation | Dry etching method |
| 5849639, | Nov 26 1997 | Bell Semiconductor, LLC | Method for removing etching residues and contaminants |
| 5851926, | Oct 01 1996 | Applied Materials, Incorporated | Method for etching transistor gates using a hardmask |
| 5873948, | Jun 07 1994 | LG Semicon Co., Ltd. | Method for removing etch residue material |
| 5968279, | Jun 13 1997 | MATTSON TECHNOLOGY, INC | Method of cleaning wafer substrates |
| 5980770, | Apr 16 1998 | SAMSUNG ELECTRONICS CO , LTD | Removal of post-RIE polymer on Al/Cu metal line |
| 6015761, | Jun 26 1996 | Applied Materials, Inc | Microwave-activated etching of dielectric layers |
| 6046115, | Nov 26 1997 | Bell Semiconductor, LLC | Method for removing etching residues and contaminants |
| 6051502, | Oct 20 1997 | TOSHIBA MEMORY CORPORATION | Methods of forming conductive components and methods of forming conductive lines |
| 6077776, | Mar 18 1998 | Taiwan Semiconductor Manufacturing Company | Polysilicon residue free process by thermal treatment |
| 6171911, | Sep 13 1999 | Taiwan Semiconductor Manufacturing Company | Method for forming dual gate oxides on integrated circuits with advanced logic devices |
| 6325676, | Sep 28 1999 | Samsung Electronics Co., Ltd. | Gas etchant composition and method for simultaneously etching silicon oxide and polysilicon, and method for manufacturing semiconductor device using the same |
| 6440864, | Jun 30 2000 | Applied Materials, Inc | Substrate cleaning process |
| 6613681, | Aug 28 1998 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method of removing etch residues |
| 6692903, | Dec 13 2000 | Applied Materials, Inc | Substrate cleaning apparatus and method |
| 6722376, | Dec 10 1999 | Micron Technology, Inc. | Polysilicon etch useful during the manufacture of a semiconductor device |
| 6886573, | Sep 06 2002 | VERSUM MATERIALS US, LLC | Plasma cleaning gas with lower global warming potential than SF6 |
| 7022612, | Aug 28 1998 | Micron Technology, Inc. | Method of removing etch residues |
| 7163017, | Dec 10 1999 | Micron Technology, Inc. | Polysilicon etch useful during the manufacture of a semiconductor device |
| 7569500, | Jun 14 2002 | Applied Materials, Inc. | ALD metal oxide deposition process using direct oxidation |
| 7569501, | Jun 14 2002 | Applied Materials, Inc. | ALD metal oxide deposition process using direct oxidation |
| 7645710, | Mar 09 2006 | Applied Materials, Inc | Method and apparatus for fabricating a high dielectric constant transistor gate using a low energy plasma system |
| 7678710, | Mar 09 2006 | Applied Materials, Inc | Method and apparatus for fabricating a high dielectric constant transistor gate using a low energy plasma system |
| 7837838, | Mar 09 2006 | Applied Materials, Inc | Method of fabricating a high dielectric constant transistor gate using a low energy plasma apparatus |
| 7902018, | Sep 26 2006 | Applied Materials, Inc | Fluorine plasma treatment of high-k gate stack for defect passivation |
| 8119210, | May 21 2004 | Applied Materials, Inc. | Formation of a silicon oxynitride layer on a high-k dielectric material |
| Patent | Priority | Assignee | Title |
| 4568410, | Dec 20 1984 | Freescale Semiconductor, Inc | Selective plasma etching of silicon nitride in the presence of silicon oxide |
| 4654112, | Sep 26 1984 | Texas Instruments Incorporated; TEXAS INSTRUMENTS INCORPORATED, A DE CORP | Oxide etch |
| 4786360, | Mar 30 1987 | International Business Machines Corporation | Anisotropic etch process for tungsten metallurgy |
| 4787957, | Sep 25 1987 | VERSUM MATERIALS US, LLC | Desmear and etchback using NF3 /O2 gas mixtures |
| 4799991, | Nov 02 1987 | Freescale Semiconductor, Inc | Process for preferentially etching polycrystalline silicon |
| 4807016, | Jul 15 1985 | Texas Instruments Incorporated; TEXAS INSTRUMENTS INCORPORATED, 13500 NORTH CENTRAL EXPRESSWAY, DALLAS, TEXAS 75265, A CORP OF DE | Dry etch of phosphosilicate glass with selectivity to undoped oxide |
| 4818334, | Mar 15 1988 | General Electric Company | Method of etching a layer including polysilicon |
| 4837180, | Jul 09 1987 | INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, CHU-TUNG CHEN, HSINCHU, TAIWAN REPUBLIC OF CHINA A CORP OF CHINA | Ladder gate LDDFET |
| 4857140, | Jul 16 1987 | Texas Instruments Incorporated | Method for etching silicon nitride |
| 4904341, | Aug 22 1988 | Westinghouse Electric Corporation | Selective silicon dioxide etchant for superconductor integrated circuits |
| 4923828, | Jul 07 1989 | Eastman Kodak Company | Gaseous cleaning method for silicon devices |
| 4943344, | Oct 29 1986 | Renesas Technology Corp | Etching method |
| 4946549, | Oct 27 1989 | AT&T Bell Laboratories | Method for fabricating or modifying an article comprising the removal of a polymer coating |
| 4960488, | Dec 19 1986 | Applied Materials, Inc. | Reactor chamber self-cleaning process |
| 4975144, | Mar 22 1988 | Semiconductor Energy Laboratory Co., Ltd. | Method of plasma etching amorphous carbon films |
| 4983253, | May 27 1988 | UNIVERSITY OF HOUSTON - UNIVERSITY PARK, HOUSTON, TEXAS, A STATE AGENCY OF TEXAS | Magnetically enhanced RIE process and apparatus |
| EP251567, | |||
| JP61216326, | |||
| JP62031126, | |||
| JP63125809, | |||
| JP63169376, | |||
| JP6374322, |
| Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
| Dec 03 1990 | AMINI, ZAHRA H | Applied Materials, Inc | ASSIGNMENT OF ASSIGNORS INTEREST | 005532 | /0355 | |
| Dec 04 1990 | Applied Materials, Inc. | (assignment on the face of the patent) | / | |||
| Dec 04 1990 | WEBB, JENNIFER M | Applied Materials, Inc | ASSIGNMENT OF ASSIGNORS INTEREST | 005532 | /0355 | |
| Dec 04 1990 | SZWEJKOWSKI, CHESTER A | Applied Materials, Inc | ASSIGNMENT OF ASSIGNORS INTEREST | 005532 | /0355 |
| Date | Maintenance Fee Events |
| Feb 13 2001 | REM: Maintenance Fee Reminder Mailed. |
| Jul 22 2001 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
| Date | Maintenance Schedule |
| Jul 20 1996 | 4 years fee payment window open |
| Jan 20 1997 | 6 months grace period start (w surcharge) |
| Jul 20 1997 | patent expiry (for year 4) |
| Jul 20 1999 | 2 years to revive unintentionally abandoned end. (for year 4) |
| Jul 20 2000 | 8 years fee payment window open |
| Jan 20 2001 | 6 months grace period start (w surcharge) |
| Jul 20 2001 | patent expiry (for year 8) |
| Jul 20 2003 | 2 years to revive unintentionally abandoned end. (for year 8) |
| Jul 20 2004 | 12 years fee payment window open |
| Jan 20 2005 | 6 months grace period start (w surcharge) |
| Jul 20 2005 | patent expiry (for year 12) |
| Jul 20 2007 | 2 years to revive unintentionally abandoned end. (for year 12) |