Herein disclosed is an ic mounting circuit substrate which comprises: a predetermined circuit conductor pattern formed on one face of an insulating layer; ic pad junctioning bumps junctioned electrically to predetermined portions of said circuit conductor pattern and projecting to the outside of a circuit substrate through said insulating layer; and a transparent insulating coating formed at the side of said circuit conductor pattern for transmitting an irradiation beam for heating and melting said bumps. As a fundamental process for mounting an ic on the ic mounting circuit substrate thus constructed, there is adopted a process for connecting the pads of said ic chip and said bumps electrically while heating and melting said bumps by the action of the irradiation beam supplied concentratedly from the side of said transparent insulating coating to said bump portions with said ic chip being arranged over said bumps.
|
1. An ic mounting circuit substrate comprising: a predetermined circuit conductor pattern formed on a first face of an insulating layer; ic pad junctioning bumps electrically connected to predetermined portions of said circuit conductor pattern, said bumps extending through said insulating layer and projecting outwardly from a second face of the circuit substrate, the second face being disposed oppositely with respect to the first face; an insulating coating on the side of said circuit conductor pattern, said coating being transparent to an irradiation beam whereby said beam may be transmitted through said coating for heating and melting said bumps; and a shielding mask member formed on the outwardly facing side of said transparent insulating coating for shielding portions of said insulating layer first face other than the portions corresponding to the positions of said bumps.
4. An ic mounting process comprising the steps of: manufacturing an ic mounting circuit substrate by forming a predetermined circuit conductor pattern on a first side of an insulating layer, forming electrically conductive ic pad junctioning bumps electrically connected to predetermined portions of circuit conductor pattern and projecting through said insulating layer and extending outwardly from a second side of said insulating layer which is disposed oppositely with respect to said first side, and forming an insulating coating which is transparent to an irradiation beam over said conductor pattern whereby a said irradiation beam may be transmitted through said coating for heating and melting said bumps; providing a shielding mask member over said transparent insulating coating, said shielding mask member being provided with openings through which a said irradiation beam may pass, said openings of said shielding mask member being in registration with said bumps; and causing the contact pads of an ic chip to contact said bumps on said first side of said insulating layer while heating and melting said bumps by the action of a said irradiation beam supplied concentratedly from the side of said transparent insulating coating to said bumps through said shielding mask member openings whereby the ic chip contact pads will be electrically connected to said conductor pattern through said bumps.
2. An ic mounting circuit substrate according to
3. An ic mounting circuit substrate according to
5. An ic mounting process according to
6. An ic mounting process accordingly to
7. An ic mounting process according to
8. An ic mounting process according to
9. An ic mounting process according to
10. An ic mounting process according to
11. An ic mounting process according to
12. An ic mounting process according to
|
|||||||||||||||||||||||||||||
The present invention relates to an IC mounting circuit substrate for connecting and mounting an IC chip with and on a circuit substrate and, more particularly, to an IC mounting circuit substrate and an IC mounting process for the circuit substrate, which are optimum if applied to a method of connecting bumps formed on a circuit substrate and pads of an IC chip electrically while being heated and melted by an irradiation energy emitted from an irradiation beam such as a laser beam or an infrared ray.
The well-known process for mounting an IC chip on a circuit substrate by using junctioning bumps is exemplified not only by the tab method of effecting the connections by the thermal fusion or ultrasonic bonding by using either the bumps formed on the IC chip at the side of the bonding pads or the bumps formed at the lead fingers at the side of a chip carrier tape but also by the flip-chip method of soldering the bumps formed at the side of the IC chip and the conductor pattern of the circuit substrate.
This process for mounting the IC chip on the circuit substrate is troubled by a high cost because the tab method requires a number of steps for the means for forming the bumps at the side of the IC chip. Thus, it is a tendency to adopt the method of transferring the bumps to the leading ends of the lead fingers. This method requires not only a special jig for forming the bumps but also a transfer bonding step and is limited in its high integration. Moreover, these two methods are suffered from a mechanical weakness because the lead fingers are not supported. Since, moreover, there is no insulator between those lead fingers, it is impossible to stagger the bonding pads. Still moreover, the lead fingers are liable to be deformed by their projecting structure, and it is difficult to hold the positional precision in the X, Y and Z directions.
Since, on the other hand, the bumps are likewise formed at the side of the IC chip in case of the flip chip method, a number of steps are required to raise the cost. This cost rise is also invited by forming a dam for preventing the solder from flowing to the peripheries of the pads of the circuit substrate. At the same time, a high integration is limited.
Therefore, the structure of the IC mounting circuit substrate, in which a predetermined circuit conductor pattern is formed on one face of an insulating film and in which IC pad junctioning bumps are made of solder such that they are electrically junctioned to the desired portions of the circuit conductor pattern and project to the outside of the circuit substrate through the aforementioned insulating layer, is highly practical as the means for solving the aforementioned several problems of the prior art. In order to mount the IC chip on that IC mounting circuit substrate, there is generally adopted a process for connecting and mounting the IC chip with and on the circuit substrate by melting solder bumps through a reflow furnace such that the pads of the IC chip are positioned over the bumps of the circuit substrate.
However, the method of connecting the IC chip by the reflow means of the solder bumps is troubled by the following problems: that the IC chip is damaged by the thermal impact at the time of passing the reflow furnace; and that the IC chip is also damaged due to the difference in thermal expansion between the circuit substrate and the IC chip.
In view of the background thus far described, the present invention contemplates to provide an IC mounting circuit substrate and an IC mounting process optimum for the former, which can mount an IC chip satisfactorily on the circuit substrate while being freed from affecting an IC chip adversely due to the thermal impacts or thermal stresses, when the IC chip is to be connected with and mounted on the IC mounting circuit substrate constructed to have IC pad junctioning bumps junctioned electrically to the predetermined portions of a predetermined circuit conductor pattern formed on one side of an insulating layer and projecting to the outside of the circuit substrate through the insulating layer.
According to the present invention, therefore, there is provided an IC mounting circuit substrate which comprises: a predetermined circuit conductor pattern formed on one face of an insulating layer; IC pad junctioning bumps junctioned electrically to predetermined portions of said circuit conductor pattern and projecting to the outside of a circuit substrate through said insulating layer; and a transparent insulating coating formed at the side of said circuit conductor pattern for transmitting an irradiation beam for heating and melting said bumps. Here, a shielding mask member can be formed on the outer face of said transparent insulating coating for shielding the regions other than the portions corresponding to the positions of said bumps. Said shielding mask member can be formed by evaporating a shielding member on the corresponding regions of said transparent insulating coating or can be made of a shielding member formed with holes at portions corresponding to the positions of said bumps and junctioned to the outer face of said transparent insulating coating.
As the process for connecting and mounting an IC chip with and to the aforementioned IC mounting circuit substrate, here can be adopted an IC mounting process which comprises the steps of: manufacturing an IC mounting circuit substrate by forming a predetermined circuit conductor pattern on one side of an insulating layer, by forming IC pad junctioning bumps junctioned electrically to predetermined portions in said circuit conductor pattern and projecting to the outside of a circuit substrate through said insulating layer, and by forming the side of said circuit conductor pattern with a transparent insulating coating for transmitting an irradiation beam for heating and melting said bumps; and connecting the pads of said IC chip and said bumps electrically while heating and melting said bumps by the action of the irradiation beam supplied concentratedly from the side of said transparent insulating coating to said bump portions with said IC chip being arranged over said bumps. In this process, the concentrated supply of the heating and melting irradiation beam to said bump portions can be performed either through a shielding mask member which is formed integrally with said IC mounting circuit substrate at the side of said transparent insulating coating or through a shielding mask member which is arranged and formed separately of said IC mounting circuit substrate at the side of said transparent insulating coating. Moreover, said shielding mask member formed on the excellently transparent substrate can be arranged on said IC mounting circuit substrate at the side of said transparent insulating coating.
Furthermore, the connections of said bumps and the pads of said IC chip can naturally be performed such that said IC chip is arranged on said bumps while being held by an IC holder and is preheated by said IC holder. In this case, said IC holder can be suitably given a function to position said IC chip with respect to said bumps.
FIG. 1 is a conceptional section showing the structure of an essential portion of an IC mounting circuit substrate constructed according to one embodiment of the present invention;
FIG. 2 is a conceptional section showing the structure of an essential portion of an IC mounting circuit substrate constructed to have a shielding mask member in accordance with another embodiment of the present invention;
FIG. 3 is a diagram for explaining a mode of connecting and mounting an IC chip by using the circuit substrate; and
FIG. 4 is a diagram for explaining another process of mounting an IC by using shielding transparent means and an IC holder.
The present invention will be described in more detail in the following with reference to its embodiments with reference to the accompanying drawings.
FIG. 1 is a conceptional section showing an essential portion of an IC mounting circuit substrate constructed according to one embodiment of the present invention. In FIG. 1, reference numeral 1 designates a flexible insulating layer which is made of a suitable insulating resin film such as a polyimide film. This insulating layer 1 is formed on its back with a predetermined circuit conductor pattern 2 through an adhesive layer or not. In association with an IC chip to be mounted, as will be described hereinafter, the circuit conductor pattern 2 is formed at its predetermined portion with IC pad junctioning bumps 3, each of which is constructed to have its one end junctioned to said circuit conductor pattern 2 and its other end projecting to the outside of the circuit substrate through the insulating layer 1.
The circuit conductor pattern 2 to be formed on one face of the insulating layer 1 can be arbitrarily formed by applying the well-known photo-lithography to a flexible copper-plated laminated sheet having an adhesive layer or not. As a process for forming the IC pad junctioning bumps 3 integrally by a series of steps, there can be basically adopted a process comprising the steps of: preparing a non-adhesive flexible one-side conducting laminated sheet having no adhesive layer between the flexible insulating layer 1 and a conducting layer for the circuit conductor pattern 2; forming holes extending from the side of said insulating layer 1 to said conducting layer in the laminated sheet; forming the junctioning bumps 3 for the IC pad, each of which has its one end connected to said conducting layer and its other end projecting from said insulating layer 1, of a conducting member filling the holes by plating means; and patterning said conducting layer to form the predetermined circuit conductor pattern 2 in association with said junctioning bumps 3.
The IC pad junctioning bumps 3 can be likewise formed not only by using the aforementioned process of forming them on the single-layered circuit conductor pattern 2 but also by applying the aforementioned process to a multi-layered circuit substrate having two or more layers of such circuit conductor pattern. One process to be adopted for forming the aforementioned IC pad junctioning bumps 3 over such multi-layered circuit substrate comprises the steps of: preforming a predetermined circuit conductor pattern at first in an inner circuit conducting layer excepting the outer circuit conducting layer; forming conducting holes having their diameters gradually increasing in the inner and outer circuit conducting layers in such predetermined portions as are to establish mutual conductions of said circuit conducting layers; laminating and junctioning said inner and outer circuit conducting layers to each other in the presence of intervening insulating layers; forming holes, through which the conducting layer portions are exposed stepwise, by removing the insulating layers at corresponding portions to establish the mutual conductions of said conducting layers; forming inter-layer conducting members in said stepwise holes; subjecting a predetermined circuit conductor patterning treatment to said outer circuit conducting layer; and finally forming the IC pad junctioning bumps 3 over said inter-layer conducting members in a manner to project to the outside of said circuit substrate.
The IC pad junctioning bumps 3 thus constructed can be wholly made of such a member, e.g., solder as can be heated and melted by an irradiation energy such as a laser beam or an infrared ray so that the method of heating and melting the bumps 3 with the irradiation energy may be advantageously adopted as the connecting means with the IC chip, as will be described in the following. At least the semispherical projecting portions in the aforementioned bumps 3 can be partially made of similar solder so that they may be heated and melted by the aforementioned irradiation energy and connected in the desired manner with the IC chip.
The circuit conductor pattern 2 having such bumps 3 to be electrically junctioned to the pads of the IC chip has its outer face formed with a suitable insulating coating for protecting the same. In order to heat and melt the bumps 3 efficiently by the action of the aforementioned irradiation energy, it is preferable to form a suitable transparent insulating coating 5 such as a transparent polyimide film through a suitable adhesive 4 of an epoxy, acrylic or imide resin. Thanks to the structure having such transparent insulating coating 5, the bumps 3 can be heated and melted and can be electrically junctioned promptly with the pads of the IC chip by irradiating the portions of the bumps 3 locally and concentratedly from below the coating 5 with the irradiation light having a high thermal energy such as YAG laser, carbon dioxide gas laser or an infrared ray. For simplifying the heating and melting irradiation beam system, it is suitable to arrange the side of the transparent insulating coating 5 with a suitable shielding mask member 6, as shown in FIG. 2.
Specifically, the shielding mask member 6 can be prepared, as shown in FIG. 2, by forming a shielding member of chromium, copper or aluminum either integrally by evaporation means at the face of the transparent insulating coating 5 other than irradiation openings 6A corresponding to the positions to be formed with the bumps 3 or through a stainless steel sheet in the holes at the corresponding portion in the aforementioned mode; and by adhering the shielding mask member 6 to the back of the transparent insulating coating 5 or simply in a separate state. Moreover, the process for arranging the mask member 6 on the outer face of the transparent insulating coating 5 can be replaced by a variety of processes of arranging the shielding mask member. As will be described hereinbefore, a shielding mask member 11 can be formed in the aforementioned mode over the surface of a satisfactory transparent substrate 12 of quartz or the like and arranged over the outer face of the transparent insulating coating 5.
In order to connect and mount the IC chip on the IC mounting circuit substrate arranged with the aforementioned shielding mask member 6, the pad 8 of an IC chip 7 is arranged on and in contact with the bump 3, as shown in FIG. 3, and is exposed from below the circuit substrate with an irradiation beam having a high thermal energy such as the YAG or carbon dioxide gas laser or the infrared ray. Since, however, the transparent insulating coating 5 has its back shielded by the shielding mask member 6 at portions of the bumps 3 from the irradiation openings 6A, the irradiation beam is concentrated on only the portions of the bumps 3 from the irradiation openings 6A. As a result, the IC chip 7 is freed from any damage due to the thermal influences so that the electric connections between the IC chip 7 and the electrode pads 8 can be excellently achieved with the heated and molted bumps 3 by the concentrated action of the thermal energy supplied from the irradiation openings 6A.
In another process for mounting the IC, as shown in FIG. 4, the circuit substrate is mounted and arranged on the shielding mask means which is formed with the aforementioned shielding mask member 11 over the excellently transparent another substrate 12 made of quartz or the like, and a vacuum suction holder 9 is used for the IC chip 7. In case of this mounting process, the IC chip to be mounted is held on the IC holder 9 by the suction of a vacuum suction hole 10 and is precisely moved over the bumps 3 of the circuit substrate in association with an image recognition system or the like so that the positioning of the electrode pads 8 and the bumps 3 is automatically processed while being properly preheated. As a result, the irradiation beam to be supplied from below the transparent substrate 12 is guided through irradiation openings 11A to heat and melt only the portions of the bumps 3 efficiently like the aforementioned mode so that the predetermined connections with the IC electrode pads 8 can be satisfactorily ended.
As has been described hereinbefore, according to the present invention, the IC mounting circuit substrate is constructed: by forming the IC pad junctioning bumps such that they are electrically junctioned to the predetermined portions in the circuit conductor pattern and project to the outside of the circuit substrate through the insulating layer supporting the circuit conductor pattern; and by forming the transparent insulating coating at the side of the circuit conductor pattern such that it can be arranged with the mask means for transmitting the irradiation beam for heating and melting the aforementioned bumps. Thus, the bumps of the circuit substrate and the pads of the IC chip can be connected with each other with excellent electric and mechanical characteristics without thermally damaging the IC chip undersirably, by the IC mounting process for connecting the pads of the IC chip and the bumps electrically while heating and melting the bumps by the action of the irradiation beam applied concentratedly to the bump portions from the side of the transparent insulating coating such that the IC chip is arranged on the bumps of the circuit substrate.
Thanks to the method of heating the connected portions locally and concentratedly with the irradiation beam, the IC chip can be optimumly mounted on the circuit substrate without establishing the undesirable thermal stress in neither the circuit substrate nor the IC chip.
Since this method of mounting the IC chip on the circuit substrate is not the bump heating and melting connections of reflow type but the local and concentrated heating and melting method for the bump portions necessary for the mutual connections, the thermal energy efficiency is remarkably excellent, and the system structure can be realized in a small size and at a low cost.
Tanaka, Yasuyuki, Oomachi, Chikafumi
| Patent | Priority | Assignee | Title |
| 10388626, | Mar 10 2000 | STATS CHIPPAC PTE LTE | Semiconductor device and method of forming flipchip interconnect structure |
| 5341564, | Mar 24 1992 | Unisys Corporation | Method of fabricating integrated circuit module |
| 5451274, | Jan 31 1994 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Reflow of multi-layer metal bumps |
| 5478778, | Aug 30 1991 | NEC Corporation | Method of manufacturing a compact optical semiconductor module capable of being readily assembled with a high precision |
| 5529959, | Jun 23 1992 | Sony Corporation | Charge-coupled device image sensor |
| 5766972, | Jun 02 1994 | Mitsubishi Denki Kabushiki Kaisha | Method of making resin encapsulated semiconductor device with bump electrodes |
| 5767009, | Apr 24 1995 | MATSUSHITA ELECTRIC INDUSTRIAL CO , LTD | Structure of chip on chip mounting preventing from crosstalk noise |
| 5776801, | Dec 30 1994 | International Business Machines Corporation | Leadframe having contact pads defined by a polymer insulating film |
| 5776824, | Dec 22 1995 | Micron Technology, Inc. | Method for producing laminated film/metal structures for known good die ("KG") applications |
| 5793105, | Dec 22 1994 | Network Protection Sciences, LLC | Inverted chip bonded with high packaging efficiency |
| 5866441, | Dec 22 1994 | Network Protection Sciences, LLC | Inverted chip bonded module with high packaging efficiency |
| 5904499, | Dec 22 1994 | Network Protection Sciences, LLC | Package for power semiconductor chips |
| 5946597, | Oct 14 1996 | Yamaha Corporation | Semiconductor chip mounting method |
| 5949141, | Dec 22 1995 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Laminated film/metal structures |
| 5950908, | Dec 25 1995 | Mitsubishi Denki Kabushiki Kaisha | Solder supplying method, solder supplying apparatus and soldering method |
| 6077725, | Sep 03 1992 | Bell Semiconductor, LLC | Method for assembling multichip modules |
| 6165820, | Dec 22 1994 | Network Protection Sciences, LLC | Package for electronic devices |
| 6242103, | Dec 22 1995 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method for producing laminated film/metal structures |
| 6269999, | Aug 06 1999 | Texas Instruments Incorporated | Semiconductor chip mounting method utilizing ultrasonic vibrations |
| 6321973, | Jul 17 1998 | MATSUSHITA ELECTRIC INDUSTRIAL CO , LTD | Bump joining method |
| 6332268, | Sep 17 1996 | Matsushita Electric Industrial Co., Ltd. | Method and apparatus for packaging IC chip, and tape-shaped carrier to be used therefor |
| 6401332, | Feb 17 1997 | PWER BRIDGE, LLC | Processing printed circuits and printed circuits thus obtained |
| 6478906, | Feb 15 1995 | PAC Tech - Packaging Technologies GmbH | Method for bonding a flexible substrate to a chip |
| 6572005, | Jul 17 1998 | Matsushita Electric Industrial Co., Ltd. | Bump-joining method |
| 6614110, | Dec 22 1994 | Network Protection Sciences, LLC | Module with bumps for connection and support |
| 6730541, | Nov 20 1997 | Texas Instruments Incorporated | Wafer-scale assembly of chip-size packages |
| 6737295, | Feb 27 2001 | STATS CHIPPAC PTE LTE ; STATS CHIPPAC PTE LTD | Chip scale package with flip chip interconnect |
| 6780682, | Feb 27 2001 | STATS CHIPPAC, INC | Process for precise encapsulation of flip chip interconnects |
| 6815252, | Mar 10 2000 | STATS CHIPPAC, INC | Method of forming flip chip interconnection structure |
| 6858806, | Feb 17 1997 | PWER BRIDGE, LLC | Process for producing printed circuits and printed circuits thus obtained |
| 6940178, | Feb 27 2001 | STATS CHIPPAC, INC | Self-coplanarity bumping shape for flip chip |
| 7033859, | Mar 10 2000 | STATS CHIPPAC PTE LTE | Flip chip interconnection structure |
| 7068889, | Mar 05 2003 | Seiko Epson Corporation | Optical communication module, optical communications apparatus, and manufacturing method thereof |
| 7211901, | Feb 27 2001 | STATS CHIPPAC PTE LTE | Self-coplanarity bumping shape for flip chip |
| 7217646, | Jun 25 2004 | Polaris Innovations Limited | Method for connecting an integrated circuit to a substrate and corresponding circuit arrangement |
| 7407877, | Feb 27 2001 | STATS CHIPPAC PTE LTE | Self-coplanarity bumping shape for flip-chip |
| 7932611, | Dec 03 2003 | PAC Tech - Packaging Technologies GmbH | Device for alternately contacting two wafers |
| 7980444, | May 09 2006 | Panasonic Corporation | Electronic component mounting head, and apparatus and method for mounting electronic component |
| 7994636, | Mar 10 2000 | STATS CHIPPAC PTE LTE ; STATS CHIPPAC PTE LTD | Flip chip interconnection structure |
| 8119450, | Jun 01 2006 | STATS CHIPPAC PTE LTE ; STATS CHIPPAC PTE LTD | Interconnecting a chip and a substrate by bonding pure metal bumps and pure metal spots |
| 8361881, | Dec 03 2003 | PAC TECH—PACKAGING TECHNOLOGIES GMBH | Method for alternately contacting two wafers |
| 8697490, | Mar 10 2000 | STATS CHIPPAC PTE LTE ; STATS CHIPPAC PTE LTD | Flip chip interconnection structure |
| 9312150, | Mar 10 2000 | STATS CHIPPAC PTE LTE | Semiconductor device and method of forming a metallurgical interconnection between a chip and a substrate in a flip chip package |
| Patent | Priority | Assignee | Title |
| 4764804, | Feb 21 1986 | Hitachi, Ltd. | Semiconductor device and process for producing the same |
| 4957882, | Nov 25 1988 | Mitsubishi Denki Kabushiki Kaisha | Method for manufacturing semiconductor device |
| 4997791, | May 20 1986 | Kabushiki Kaisha Toshiba | IC card and method of manufacturing the same |
| 5071787, | Mar 14 1989 | Kabushiki Kaisha Toshiba | Semiconductor device utilizing a face-down bonding and a method for manufacturing the same |
| JP3291939, | |||
| JP51106141, | |||
| JP5190568, |
| Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
| Nov 22 1991 | TANAKA, YASUYUKI | NIPPON MEKTRON, LTD A JAPANESE CORPORATION | ASSIGNMENT OF ASSIGNORS INTEREST | 006065 | /0871 | |
| Nov 22 1991 | OOMACHI, CHIKAFUMI | NIPPON MEKTRON, LTD A JAPANESE CORPORATION | ASSIGNMENT OF ASSIGNORS INTEREST | 006065 | /0871 | |
| Dec 13 1991 | Nippon Mektron, Ltd. | (assignment on the face of the patent) | / |
| Date | Maintenance Fee Events |
| Jan 09 1997 | M183: Payment of Maintenance Fee, 4th Year, Large Entity. |
| Mar 16 2001 | M184: Payment of Maintenance Fee, 8th Year, Large Entity. |
| Mar 25 2005 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
| Date | Maintenance Schedule |
| Oct 05 1996 | 4 years fee payment window open |
| Apr 05 1997 | 6 months grace period start (w surcharge) |
| Oct 05 1997 | patent expiry (for year 4) |
| Oct 05 1999 | 2 years to revive unintentionally abandoned end. (for year 4) |
| Oct 05 2000 | 8 years fee payment window open |
| Apr 05 2001 | 6 months grace period start (w surcharge) |
| Oct 05 2001 | patent expiry (for year 8) |
| Oct 05 2003 | 2 years to revive unintentionally abandoned end. (for year 8) |
| Oct 05 2004 | 12 years fee payment window open |
| Apr 05 2005 | 6 months grace period start (w surcharge) |
| Oct 05 2005 | patent expiry (for year 12) |
| Oct 05 2007 | 2 years to revive unintentionally abandoned end. (for year 12) |