A phase-locked loop according to the present invention includes first and second frequency demultipliers, and a plurality of phase/frequency detectors. The first and second frequency demultipliers divide frequency of first and second signals by a predetermined number. Each of the plurality of phase/frequency detectors compares two signals supplied from the first and second frequency demultipliers. In accordance with a comparison result of the plurality of phase/frequency detectors, phase of the second signal is adjusted to be synchronized with the first signal.
|
5. A phase-locked loop comprising:
a first frequency demultiplier for dividing an input signal into first to Nth input divided signals, each of said first to Nth input divided signals having a predetermined phase difference relative to an input divided signal of an order subsequent thereto where N is an integer equal to or greater than two; a second frequency demultiplier for dividing an output signal into first to Nth output divided signals, each of said first to Nth output divided signals having said predetermined phase difference relative to an output divided signal of an order subsequent thereto; first to Nth phase comparators each comparing two phases between two corresponding first to Nth input and first to Nth output divided signals to provide a first or second phase difference signal dependent on a comparing result of said two phases; a gate circuit for passing a phase difference signal supplied from each of said first to Nth phase comparators; first to Nth phase charge pumps, each receiving said first or second phase difference signal from a corresponding one of said first to Nth phase comparators and each outputting a current according to said first or second phase difference signals; a loop filter for generating a voltage control signal according to a sum of said currents; a voltage controlled oscillator for generating a phase synchronous output signal by receiving said voltage control signal, said phase synchronous output signal being said output signal to be divided into said first to Nth output divided signals.
1. A phase-locked loop, comprising:
a first frequency demultiplier for dividing an input signal into first to Nth input divided signals, each of said first to Nth input divided signals having a predetermined phase difference relative to an input divided signal of an order subsequent thereto where N is an integer equal to or greater than two; a second frequency demultiplier for dividing an output signal into first to Nth output divided signals, each of said first to Nth output divided signals having said predetermined phase difference relative to an output divided signal of an order subsequent thereto; first to Nth phase comparators each comparing two phases between two corresponding first to Nth input and first to Nth output divided signals to provide a first or second phase difference signal dependent on a comparing result of said two phases; a first gate circuit for passing said first phase difference supplied from each of said first to Nth phase comparators; a second gate circuit for passing said second phase difference signal supplied from said each of said first to Nth phase comparators; a loop filter for generating a voltage control signal which is increased in level by receiving said first phase difference signal passed through said first gate circuit, and decreased in level by receiving said second phase difference signal passed through said second gate circuit; and a voltage controlled oscillator for generating a phase synchronous output signal by receiving said voltage control signal, said phase synchronous output signal being said output signal to be divided into said first to Nth output divided signals.
2. A phase-locked loop, according to
each of said first and second frequency demultipliers is a Johnson counter.
4. A phase-locked loop, according to
|
|||||||||||||||||||||||||||
This invention relates to a phase-locked loop, and more particularly to a phase-locked loop used for a jitter attenuator.
A phase-locked loop is widely used in technical fields, such as frequency control, frequency synthesizing, FM (frequency modulation) demodulation, data recovery, signal synchronization, etc. One of the applications of the phase-locked loop is a jitter attenuator for removing jitter which is fluctuation of phase carried on a clock signal.
A first conventional phase-locked loop includes a phase/frequency detector for comparing phases between an input signal and an output signal, a loop filter for supplying a control signal in accordance with a signal supplied from the phase/frequency detector, and a voltage controlled oscillator. The voltage controlled oscillator adjusts a phase of the output signal in accordance with the control signal supplied from the loop filter in order that the input signal and the output signal are synchronized.
When a phase-locked loop is used for a jitter attenuator, it is necessary that a loop bandwidth thereof is narrower than a frequency component of jitter to be removed. Therefore, a phase difference between an input signal having jitter and output signal having no jitter becomes large. In such a phase-locked loop, it is necessary that a tracking range is wide in order to keep synchronism between an output signal and an input signal without phase slip.
Such a phase-locked loop having a wide tracking range has been proposed in a report "JITTER ATTENUATION PHASE LOCKED LOOP USING SWITCHED CAPACITOR CONTROLLED CRYSTAL OSCILLATOR" IEEE 1988 CUSTOM INTEGRATED CIRCUIT ITS CONFERENCE.
Next, a second conventional phase-locked loop shown in the above report will be explained. The second conventional phase-locked loop includes, in addition to the first conventional phase-locked loop, first and second frequency demultipliers for dividing frequency of input signal and output signal into a predetermined number (N).
According to the second conventional phase-locked loop, the divided signals are compared by a phase/frequency detector, so that tracking range of the phase-locked loop is expanded.
However, loop gain and loop bandwidth are decreased, and pull-in time is long. Further, jitter is increased at low frequencies of the output signal.
Accordingly, it is an object of the invention to provide a phase-locked loop in which tracking range can be expanded without reduction of loop gain and loop bandwidth, and pull in time is short.
It is another object of the invention to provide a phase-locked loop used for a jitter attenuator in which tracking range can be expanded without increase of output jitter at low frequencies.
According to the invention, a phase-locked loop, includes:
a first frequency demultiplier for dividing an input signal into plural input divided signals, the plural input divided signals having a predetermined phase difference from others;
A second frequency demultiplier for dividing an output signal into plural output divided signals, the plural output divided signals having the predetermined phase difference from others;
plural phase comparators each comparing phases of two corresponding input and output divided signals selected from the plural input and output divided signals;
means for adding output signals of the plural phase comparators:
a loop filter for generating a voltage control signal by receiving an output signal of the adding means; and
a voltage controlled oscillator for generating a phase synchronous output signal by receiving the voltage control signal, the phase synchronous output signal being the output signal to be divided by the second demultiplier.
The other objects and features of this invention will become understood from the following description with reference to the accompanying drawings .
FIG. 1 is a block diagram showing a first conventional phase-locked loop;
FIG. 2 is a logic circuit showing a phase/frequency detector used in the first conventional phase-locked loop;
FIG. 3 is a circuit diagram showing a loop filter used in the first conventional phase-locked loop;
FIG. 4 is a timing chart showing operation of the first conventional phase-locked loop;
FIG. 5 is a block diagram showing a second conventional phase-locked loop;
FIG. 6 is a timing chart showing operation of the second conventional phase-locked loop;
FIG. 7 is a block diagram showing a phase-locked loop of a first preferred embodiment according to the invention;
FIG. 8 is a circuit diagram showing a frequency demultiplier used in the first preferred embodiment;
FIGS. 9 and 10 are timing charts showing operation of the first preferred embodiment, respectively; and
FIG. 11 is a block diagram showing a phase-locked loop of a second preferred embodiment according to the invention.
For better understanding the background of the present invention, the basic principle of the conventional technology is first described hereinafter with reference to FIGS. 1 to 6.
FIG. 1 shows a first conventional phase-locked loop which includes a phase/frequency detector 101 to which an input signal "IN" is supplied, a loop filter 102 of charge pump type connected to the phase/frequency detector 101, and a voltage controlled oscillator 103 connected to the loop filter 102 and providing a loop-back to the phase/frequency detector 101, wherein an output signal "OUT" of the voltage controlled oscillator 103 is supplied to the phase/frequency detector 101, and phases of the input signal "IN" and the output signal "OUT" are compared by the phase/frequency detector 101.
FIG. 2 shows the phase/frequency detector 101 which includes plural NAND gates connected as shown therein, input terminals "V" and "R", and output terminals "U" and "D".
FIG. 3 shows the loop filter 102 which includes two current sources 19a and 19b connected to a power supply and ground, respectively, up and down switches 20a and 20b serially connected between the current sources 19a and 19b, a resistor 22 connected to a node 25, and a capacitor 24 connected between the resistor 22 and ground.
FIG. 4 shows a timing chart of the first conventional phase-locked loop. In the phase-locked loop, when phase of the output signal "OUT" precedes that of the input signal "IN", an "UP" signal is supplied from the phase/frequency detector 101 to the loop filter 102, as shown in FIG. 4. In response to the "UP" signal, the up switch 20a is turned on, so that a high level signal is supplied to the voltage controlled oscillator 103. Then, the voltage controlled oscillator 103 supplies an output signal "OUT" having a phase adjusted in accordance with the output signal of the loop filter 102.
On the other hand, when phase of the output signal "OUT" lags that of the input signal "IN", a "DOWN" signal is supplied from the phase/frequency detector 101 to the loop filter 102 (not shown in FIG. 4). In response to the "DOWN" signal, the down switch 20b is turned on, so that a low level signal is supplied to the voltage controlled oscillator 103. Then, the voltage controlled oscillator 103 supplies an output signal "OUT" having a phase adjusted in accordance with the output signal of the loop filter 102.
In the first conventional phase-locked loop, transfer function H(S) of the loop is calculated by the following expression (1).
H(S)=(2ξωnS+ωn2)/(S2 +2ξωnS+ωn2) (1)
where "ωn"=(KO IP /2πC)1/2, and "ξ"=RC ωn/2
In this expression (1), "KO " means gain of the voltage controlled oscillator 103, "IP " means amount of current flowing through the charge pump of the loop filter 102, "C" means a capacitance of the capacitor 24, and "R" means resistance of the resistor 22.
According to the first conventional phase-locked loop, phase of the output signal "OUT" is adjusted in accordance with an output of the phase/frequency detector 101, so that phases of the input signal "IN" and the output signal "OUT" are synchronized. However, a tracking range of the phase-locked loop is not sufficient in width for a jitter attenuator.
FIG. 5 shows a second conventional phase-locked loop used for a jitter attenuator. The phase-locked loop includes a first frequency demultiplier 104 for dividing a frequency of an input signal "IN" by a predetermined number (N), a phase/frequency detector 101 connected to an output of the first frequency demultiplier 104, a loop filter 102 of charge pump type connected to an output of the phase/frequency detector 101, a voltage controlled oscillator 103 connected to an output of the loop filter 102, and a second frequency demultiplier 105 connected between an output of the voltage controlled oscillator 103 and an input of the phase/frequency detector 101. The phase/frequency detector 101 and the loop filter 102 have the same structure as those of the first conventional phase-locked loop shown in FIGS. 2 and 3, respectively.
In the second conventional phase-locked loop, frequencies of input and output signals "IN" and "OUT" are divided in the first and second frequency demultipliers 104 and 105, respectively by a predetermined number (N). And, the divided signals are compared by the phase/frequency detector 101, so that tracking range of the phase-locked loop is expanded. That is, tracking range of the phase/frequency detector 101 is±2π, so that the total tracking range of the phase-locked loop becomes±2Nπ.
FIG. 6 shows a timing chart of the second conventional phase-locked loop, in case that each of frequency demultipliers 104 and 105 has a division ratio of 1/4. In this case, the number of control signals ("UP" and "DOWN") supplied to the loop filter 102 is decreased to quarter as compared with the first conventional phase-locked loop. As a result, the decrease of the number of control signals ("UP" or "DOWN") is equivalent to a decrease of current flowing through the charge pump. Therefore, "ωn" can be indicated by the following expression (2).
ωn=(KO IP /2πNC)1/2 (2)
As understood from the expression (2), loop gain and loop bandwidth are decreased, and pull-in time is largely increased.
Further, in the loop filter 102, an electric potential of "IP ×R" occurs between both sides of the resistance "R" at each time when "UP" or "DOWN" signal is supplied to the loop filter 102. Therefore, a voltage of step-shaped wave is applied to the voltage controlled oscillator 103, so that the output signal "OUT" changes in step-shaped wave. The stepped change occurs synchronously with a frequency of the input signal "IN". Therefore, jitter having a basic component of 1/N in frequency of the input signal "IN" is generated in the output signal "OUT".
On the other hand, according to the first conventional phase-locked loop, jitter has a reference frequency which is the same as the input signal "IN", so that the jitter is generally negligible, excepting a particular case such as an FM demodulation circuit.
FIG. 7 shows a phase-locked loop of a first preferred embodiment according to the invention. The phase-locked loop includes a first frequency demultiplier 104 for dividing frequency of an input signal "IN" by four, four of phase/frequency detectors 11 to 14 each connected to an output of the first frequency demultiplier 104 through lines 61 to 64, two of OR gates 106 and 107 each connected to outputs of the phase/frequency detectors 11 to 14 through lines 81 to 84 and 91 to 94, a loop filter 102 of charge pump type connected to outputs of the OR gates 106 and 107, a voltage controlled oscillator 103 connected to an output of the loop filter 102, and a second frequency demultiplier 105 connected between an output of the voltage controlled oscillator 103 and inputs of the phase/frequency detectors 11 to 14 through lines 71 to 74.
In the phase-locked loop, the lines 81 to 84 are for "UP" signals, and the lines 91 to 94 are for "DOWN" signals.
The loop filter 102 includes two current sources 19a and 19b connected to a power supply and ground, respectively, up and down switches 20a and 20b serially connected between the current sources 19a and 19b, a resister 22 connected to a node 120, and a capacitor 24 connected between the resistor 22 and ground.
FIG. 8 shows the frequency demultiplier 104 of a Johnson counter. The frequency demultiplier 104 includes four flip-flops 1a, 1b, 1c and 1d of D-type which are connected serially and supplied with the input signal "IN", an inverter 2 connected at an output of to the flip-flop 1d and at an input to the flip-flop 1a, and four output terminals "OUT1", "OUT2", "OUT3" and "OUT4". The output terminal "OUT1" is connected between the flip-flops 1a and 1b, the output terminal "OUT2" is connected between the flip-flops 1b and 1c, the output terminal "OUT3" is connected between the flip-flops 1c and 1d, and the output terminal "OUT4" is connected between the flip-flops 1d and the inverter 28, respectively. The second frequency demultiplier 105 has the same structure as the first frequency demultiplier 104.
FIG. 9 shows a timing chart of the frequency demultiplier 104. According to the frequency demultiplier 104, output signals have quarter phase difference each other. The quarter phase difference is determined to correspond to one period of the input signal "IN".
FIG. 10 shows a timing chart of the phase-locked loop of the first preferred embodiment.
In the first preferred embodiment, frequency of the input signal "IN" is divided by four, and the divided signals are supplied to the phase/frequency detectors 11 to 14, respectively. And, frequency of the output signal "OUT" is divided by four, and the divided signals are supplied to the phase/frequency detectors 11 to 14, respectively. In each of the phase/frequency detectors 11 to 14, frequencies of the two supplied signals are compared, and "UP" or "DOWN" signal is supplied to the OR gates 106 or 107.
At this time, when at least one "UP" signal is supplied to the OR gate 106, a high level signal is supplied to the UP switch 20a, so that the switch 20a is turned on. Therefore, high level signal is supplied to the voltage controlled oscillator 103, and the output signal "OUT" of a phase corresponding to the applied voltage is supplied to the second frequency demultiplier 105.
On the other hand, when at least one "DOWN" signal is supplied to the OR gate 107, a high level signal is supplied to the DOWN switch 20b, so that the switch 20b is turned on. Therefore, low level signal is supplied to the voltage controlled oscillator 103, and the output signal "OUT" of a phase corresponding to the applied voltage is supplied to the second frequency demultiplier 105. Thus, a phase of the output signal "OUT" is adjusted, so that phase of the output signal "OUT" is synchronized with a phase of the input signal "IN".
According to the first preferred embodiment, though input and output frequencies are divided by the frequency demultipliers 104 and 105, the number of phase comparison between the input signal "IN" and the output signal "OUT" is not decreased. That is, the loop characteristics such as loop gain, loop bandwidth, pull-in time, etc. do not become worse. Further, in the first preferred embodiment, output jitter has a frequency of the input signal "IN" as a reference frequency, so that the jitter does not occur at high frequencies of the output signal "OUT".
FIG. 11 shows a phase-locked loop of a second preferred embodiment according to the invention, wherein like parts are indicated by like reference numerals, as used in FIG. 7. The phase-locked loop is provided with four charge pumps 201 to 204 which are supplied with "UP" and "DOWN" signals from phase/frequency demultipliers 11 to 14, respectively.
In the second preferred embodiment, outputs of the charge pumps 201 to 204 are summed in current, and the summed current is supplied to a loop filter including a resistor 22 and a capacitor 24, a terminal voltage of which is applied to a voltage controlled oscillator 103.
According to the second preferred embodiment, each of "UP" and "DOWN" signals is summed after being converted from pulse to current, so that loop gain is constant during a state where the phase difference is zero to 2Nπ. On the other hand, according to the first preferred embodiment, outputs 81 to 84 (91 to 94) of the phase/frequency detector 11 to 14 are overlapped one another, in that case a phase difference between the input signal "IN" and the output signal "OUT" is over ±2π, so that UP (DOWN) signal is supplied from the OR gate 106 (107) continuously. Consequently, even if the phase difference is increased more than ±2π, current flowing through the charge pump is not increased in proportion to the increase of the phase difference, so that a loop gain is reduced.
Although the invention has been described with respect to specific embodiment for complete and clear disclosure, the appended claims are not to be thus limited but are to be construed as embodying all modification and alternative constructions that may occur to one skilled in the art which fairly fall within the basic teaching herein set forth.
That is, for instance, an exclusive logic circuit and a multiplier may be used as a phase comparator, a low-pass filter of active or passive type having a resistor and a capacitor may be used as a loop filter, and a binary counter may be used as a frequency divider.
| Patent | Priority | Assignee | Title |
| 5424687, | Aug 23 1993 | NEC Electronics Corporation | PLL frequency synthesizer and PLL frequency synthesizing method capable of obtaining high-speed lock-up and highly-reliable oscillation |
| 5550515, | Jan 27 1995 | OPTI, INC | Multiphase clock synthesizer having a plurality of phase shifted inputs to a plurality of phase comparators in a phase locked loop |
| 5953386, | Jun 20 1996 | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD | High speed clock recovery circuit using complimentary dividers |
| 6137372, | May 29 1998 | Silicon Laboratories Inc | Method and apparatus for providing coarse and fine tuning control for synthesizing high-frequency signals for wireless communications |
| 6147567, | May 29 1998 | Silicon Laboratories Inc | Method and apparatus for providing analog and digitally controlled capacitances for synthesizing high-frequency signals for wireless communications |
| 6150891, | May 29 1998 | SILICON LABORATORIES, INC | PLL synthesizer having phase shifted control signals |
| 6226506, | May 29 1998 | Silicon Laboratories Inc | Method and apparatus for eliminating floating voltage nodes within a discreetly variable capacitance used for synthesizing high-frequency signals for wireless communications |
| 6304146, | May 29 1998 | Silicon Laboratories Inc | Method and apparatus for synthesizing dual band high-frequency signals for wireless communications |
| 6308055, | May 29 1998 | Silicon Laboratories Inc | Method and apparatus for operating a PLL for synthesizing high-frequency signals for wireless communications |
| 6311050, | May 29 1998 | SILICON LABORATORIES, INC | Single integrated circuit phase locked loop for synthesizing high-frequency signals for wireless communications and method for operating same |
| 6317006, | May 29 1998 | Silicon Laboratories, Inc. | Frequency synthesizer utilizing phase shifted control signals |
| 6323735, | May 25 2000 | Silicon Laboratories Inc | Method and apparatus for synthesizing high-frequency signals utilizing on-package oscillator circuit inductors |
| 6388536, | May 29 1998 | Silicon Laboratories Inc. | Method and apparatus for providing coarse and fine tuning control for synthesizing high-frequency signals for wireless communications |
| 6483390, | May 29 1998 | Silicon Laboratories Inc. | Method and apparatus for synthesizing dual band high-frequency signals for wireless communications |
| 6486741, | Mar 10 2000 | Godo Kaisha IP Bridge 1 | Precise phase comparison even with fractional frequency division ratio |
| 6549764, | May 29 1998 | Silicon Laboratories Inc. | Method and apparatus for selecting capacitance amounts to vary the output frequency of a controlled oscillator |
| 6549765, | May 29 1998 | Silicon Laboratories, Inc. | Phase locked loop circuitry for synthesizing high-frequency signals and associated method |
| 6574288, | May 29 1998 | STMICROELECTRONICS INTERNATIONAL N V | Method and apparatus for adjusting a digital control word to tune synthesized high-frequency signals for wireless communications |
| 6646477, | Feb 27 2002 | National Semiconductor Corporation | Phase frequency detector with increased phase error gain |
| 6760575, | May 29 1998 | Silicon Laboratories, Inc. | Method and apparatus for generating a variable capacitance for synthesizing high-frequency signals for wireless communications |
| 6801989, | Jun 28 2001 | Round Rock Research, LLC | Method and system for adjusting the timing offset between a clock signal and respective digital signals transmitted along with that clock signal, and memory device and computer system using same |
| 6912680, | Feb 11 1997 | Round Rock Research, LLC | Memory system with dynamic timing correction |
| 6931086, | Mar 01 1999 | Round Rock Research, LLC | Method and apparatus for generating a phase dependent control signal |
| 6950482, | Jun 29 2001 | II-VI Incorporated; MARLOW INDUSTRIES, INC ; EPIWORKS, INC ; LIGHTSMYTH TECHNOLOGIES, INC ; KAILIGHT PHOTONICS, INC ; COADNA PHOTONICS, INC ; Optium Corporation; Finisar Corporation; II-VI OPTICAL SYSTEMS, INC ; M CUBED TECHNOLOGIES, INC ; II-VI PHOTONICS US , INC ; II-VI DELAWARE, INC; II-VI OPTOELECTRONIC DEVICES, INC ; PHOTOP TECHNOLOGIES, INC | Phase detector circuit for a phase control loop |
| 6954097, | Jun 20 1997 | Round Rock Research, LLC | Method and apparatus for generating a sequence of clock signals |
| 6959016, | Sep 18 1997 | Round Rock Research, LLC | Method and apparatus for adjusting the timing of signals over fine and coarse ranges |
| 6965761, | May 29 1998 | Silicon Laboratories, Inc. | Controlled oscillator circuitry for synthesizing high-frequency signals and associated method |
| 6993307, | May 29 1998 | Silicon Laboratories, Inc. | Method and apparatus for operating a PLL with a phase detector/sample hold circuit for synthesizing high-frequency signals for wireless communications |
| 6993314, | May 29 1998 | Silicon Laboratories Inc | Apparatus for generating multiple radio frequencies in communication circuitry and associated methods |
| 7016451, | Mar 01 1999 | Round Rock Research, LLC | Method and apparatus for generating a phase dependent control signal |
| 7035607, | May 29 1998 | Silicon Laboratories Inc | Systems and methods for providing an adjustable reference signal to RF circuitry |
| 7085975, | Sep 03 1998 | Round Rock Research, LLC | Method and apparatus for generating expect data from a captured bit pattern, and memory device using same |
| 7092475, | Sep 25 2002 | National Semiconductor Corporation | Phase-frequency detector with linear phase error gain near and during phase-lock in delta sigma phase-locked loop |
| 7092675, | May 29 1998 | Silicon Laboratories Inc | Apparatus and methods for generating radio frequencies in communication circuitry using multiple control signals |
| 7158600, | Apr 04 2002 | Texas Instruments Incorporated | Charge pump phase locked loop |
| 7159092, | Jun 28 2001 | Round Rock Research, LLC | Method and system for adjusting the timing offset between a clock signal and respective digital signals transmitted along with that clock signal, and memory device and computer system using same |
| 7168027, | Jun 12 2003 | Round Rock Research, LLC | Dynamic synchronization of data capture on an optical or other high speed communications link |
| 7200364, | May 29 1998 | Silicon Laboratories | Frequency modification circuitry for use in radio-frequency communication apparatus and associated methods |
| 7221921, | May 29 1998 | Silicon Laboratories | Partitioning of radio-frequency apparatus |
| 7234070, | Oct 27 2003 | Round Rock Research, LLC | System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding |
| 7242912, | May 29 1998 | Silicon Laboratories Inc | Partitioning of radio-frequency apparatus |
| 7353011, | May 29 1998 | Silicon Laboratories Inc. | Method and apparatus for operating a PLL for synthesizing high-frequency signals for wireless communications |
| 7373575, | Sep 03 1998 | Round Rock Research, LLC | Method and apparatus for generating expect data from a captured bit pattern, and memory device using same |
| 7415404, | Jun 20 1997 | Round Rock Research, LLC | Method and apparatus for generating a sequence of clock signals |
| 7418071, | Mar 01 1999 | Round Rock Research, LLC | Method and apparatus for generating a phase dependent control signal |
| 7461286, | Oct 27 2003 | Round Rock Research, LLC | System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding |
| 7567642, | Dec 23 2003 | Analog Devices, Inc | Phase detector with extended linear operating range |
| 7602876, | Mar 01 1999 | Round Rock Research, LLC | Method and apparatus for generating a phase dependent control signal |
| 7657813, | Sep 03 1998 | Round Rock Research, LLC | Method and apparatus for generating expect data from a captured bit pattern, and memory device using same |
| 7889593, | Jun 20 1997 | Round Rock Research, LLC | Method and apparatus for generating a sequence of clock signals |
| 7954031, | Sep 03 1998 | Round Rock Research, LLC | Method and apparatus for generating expect data from a captured bit pattern, and memory device using same |
| 7990224, | Apr 27 2007 | Atmel Corporation | Dual reference phase tracking phase-locked loop |
| 8107580, | Mar 01 1999 | Round Rock Research, LLC | Method and apparatus for generating a phase dependent control signal |
| 8181092, | Jun 12 2003 | Round Rock Research, LLC | Dynamic synchronization of data capture on an optical or other high speed communications link |
| 8432191, | Jan 24 2011 | AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED | Phase-locked loop having high-gain mode phase-frequency detector |
| 8433023, | Mar 01 1999 | Round Rock Research, LLC | Method and apparatus for generating a phase dependent control signal |
| 8565008, | Jun 20 1997 | Round Rock Research, LLC | Method and apparatus for generating a sequence of clock signals |
| 8648632, | Jun 10 2009 | Panasonic Corporation | Digital PLL circuit, semiconductor integrated circuit, and display apparatus |
| 8892974, | Jun 12 2003 | Round Rock Research, LLC | Dynamic synchronization of data capture on an optical or other high speed communications link |
| Patent | Priority | Assignee | Title |
| 3571743, | |||
| 4888564, | Nov 06 1987 | VICTOR COMPANY OF JAPAN, LTD , A CORP OF JAPAN | Phase-locked loop circuit |
| 5208546, | Aug 21 1991 | AGERE Systems Inc | Adaptive charge pump for phase-locked loops |
| GB2194714, |
| Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
| Jul 29 1992 | FUJII, TAKASHI | NEC Corporation | ASSIGNMENT OF ASSIGNORS INTEREST | 006220 | /0004 | |
| Jul 31 1992 | NEC Corporation | (assignment on the face of the patent) | / | |||
| Nov 01 2002 | NEC Corporation | NEC Electronics Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 013758 | /0440 |
| Date | Maintenance Fee Events |
| Aug 19 1997 | ASPN: Payor Number Assigned. |
| Nov 24 1997 | M183: Payment of Maintenance Fee, 4th Year, Large Entity. |
| Dec 22 1998 | ASPN: Payor Number Assigned. |
| Dec 22 1998 | RMPN: Payer Number De-assigned. |
| Nov 01 2001 | M184: Payment of Maintenance Fee, 8th Year, Large Entity. |
| Dec 07 2005 | REM: Maintenance Fee Reminder Mailed. |
| May 24 2006 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
| Date | Maintenance Schedule |
| May 24 1997 | 4 years fee payment window open |
| Nov 24 1997 | 6 months grace period start (w surcharge) |
| May 24 1998 | patent expiry (for year 4) |
| May 24 2000 | 2 years to revive unintentionally abandoned end. (for year 4) |
| May 24 2001 | 8 years fee payment window open |
| Nov 24 2001 | 6 months grace period start (w surcharge) |
| May 24 2002 | patent expiry (for year 8) |
| May 24 2004 | 2 years to revive unintentionally abandoned end. (for year 8) |
| May 24 2005 | 12 years fee payment window open |
| Nov 24 2005 | 6 months grace period start (w surcharge) |
| May 24 2006 | patent expiry (for year 12) |
| May 24 2008 | 2 years to revive unintentionally abandoned end. (for year 12) |