A resin-packaged semiconductor device having a semiconductor element mounted on a first surface of a mounting pad. The mounting pad has an edge molded in a frame-shaped portion of a molding material. A second surface of the mounting pad has a central portion that is not included in the edge of the mounting pad and that is not covered with the molding material, the central portion of the second surface being exposed at the outside of the device. The thickness of the molding material in the frame-shaped portion and on the second surface of the mounting pad can be readily reduced to reduce the thickness of the device. Since the molding material does not cover the entire second surface, molding characteristics as well as heat radiation characteristics are improved.

Patent
   5440169
Priority
Jan 08 1993
Filed
Jan 05 1994
Issued
Aug 08 1995
Expiry
Jan 05 2014
Assg.orig
Entity
Large
72
14
EXPIRED
1. A resin-packaged semiconductor device comprising:
a semiconductor element having opposed first and second surfaces;
a mounting pad having a first surface on which the second surface of said semiconductor element is mounted;
inner leads extending across part of and spaced from the first surface of said semiconductor element and electrically connected to said semiconductor element;
conduction means electrically connecting said semiconductor element and said inner leads to each other;
a molding material encapsulating said semiconductor element, said mounting pad, said inner leads, and said conduction means; and
outer leads continuing from said inner leads and extending outside of said molding material wherein said mounting pad has an edge encapsulated in a frame-shaped portion of said molding material, and wherein a second surface of said mounting pad opposite the first surface has a central portion not part of said edge of said mounting pad and not covered by said molding material, said central portion of said second surface being exposed as an outside surface of said device, said mounting pad having flow prevention dimples on said second surfacer said flow prevention dimples being located at first and second locations of said second surface, said first location being included in said edge of said mounting pad covered by said frame-shaped portion of said molding material and said second location being adjacent to said first location and not covered by said molding material.
2. The resin-packaged semiconductor device according to claim 1 comprising an insulator disposed on said central portion of said second surface of said mounting pad.
3. The resin-packaged semiconductor device according to claim 1 wherein said semiconductor element is secured to said mounting pad by an electrically insulating adhesive.
4. The resin-packaged semiconductor device according to claim 1 comprising a heat radiation member disposed on said central portion of said second surface of said mounting pad.
5. The resin-packaged semiconductor device according to claim 1 comprising a heating radiating member mounted on the second surface of said mounting pad.

1. Field of the Invention

The present invention relates to a semiconductor device, and particularly to a semiconductor device in which a semicondnctor element is mounted on a mounting surface of a mounting section while a portion of the non-mounting surface of the mounting section is molded in a frame-shaped configuration with a molding material.

2. Description of the Related Art

FIG. 10 shows, in a side sectional view, an example of a conventional semiconductor device. Referring to the drawing, the device has a semiconductor element 1 adhered to and mounted on a surface (upper surface, as viewed in FIG. 10) of a mounting section 2 by an adhesive 3. Inner leads 5 are electrically connected with the semiconductor element 1 by wires 4. The semiconductor element 1, the mounting section 2, the adhesive 3, the wires 4, and the inner leads 5 are molded with a molding material 6 into a molded structure. Certain portions of lead members continuing from the inner leads 5 and extending outside of the molding material 6 constitute outer leads 7.

In the conventional semiconductor device having the above construction, the molded structure of the device has a total thickness D, the semiconductor element 1 has a thickness d1, and the portion of the molding material 6 disposed below, or on the reverse side of the mounting section 2, has a thickness d2. When the total thickness D of the molded structure is reduced to reduce the entire thickness of the semiconductor device, the thickness d2 of the reverse portion of the molding-material 6 is reduced correspondingly. In a resin molding process, this portion of the molding material 6 may not thoroughly cover the reverse surface of the mounting section 2, and thus, the encapsulation characteristics of the molding material 6 may be impaired. Although the thickness d1 of the semiconductor element 1 itself may be reduced, it is not easy to reduce this thickness d1 without involving disadvantages such as decreased reliability of the semiconductor element 1.

It has been the recent demand from the market that semiconductor devices have high heat radiation characteristics. In order to obtain high heat radiation characteristics it is possible to adopt, for example, a construction in which the mounting section 2 is exposed to the outside of the device.

FIG. 11 shows, in a side sectional view, an example of a conventional semiconductor device constructed to have an exposed portion. As shown in FIG. 11, the entire reverse surface of the mounting section 2 is exposed. As a result, however, stress is concentrated on an edge 2A of the mounting section 2. This is disadvantageous in that the molding material 6 and the mounting section 2 may be separated at the interface therebetween, thereby adversely affectlng the reliability of the semiconductor device.

Thus, the conventional semiconductor devices have the following problems: the molding characteristics of a molding material are impaired at a portion of the material disposed on the reverse side of the mounting section; and a construction in which the mounting portion is partly exposed in order to obtain high heat radiation characteristics adversely affects the reliability of the semiconductor device.

An object of the present invention is to provide a semiconductor device having good molding characteristics and exhibiting high radiation characteristics and high heat reliability.

According to the present invention, there is provided a semiconductor device comprising: a semiconductor element; a mounting pad having a first surface on which the semiconductor element is mounted inner leads electrically connected to the semiconductor element; conduction means through which the semiconductor element and the inner leads are electrically connected with each other; a molding material in which the semiconductor element, the mounting pad the inner leads and the conduction means are encapsulated and outer leads electrically connected to the inner leads and extending the outside of the molding material, wherein the mounting pad has an edge molded in a frame-shaped configuration encapsulated by a portion of the molding material, and wherein a second surface of the mounting pad on which the semiconductor element is not mounted has a central portion not included in the edge of the mounting pad and that is not encapsulated in the molding material, the central portion of the second surface being exposed at the outside of the device.

FIG. 1 is a side sectional view of a semiconductor device according a first embodiment of the present invention;

FIG. 2 is a plan view of the device shown in FIG. 1, taken from the reverse side of the device;

FIG. 3 is a side sectional view of a semiconductor device according to a second embodiment of the present invention;

FIG. 4 is a side sectional view of a semiconductor device according to a third embodiment of the present invention;

FIG. 5 is a side sectional view of a semiconductor device according to a fourth embodiment of the present invention;

FIG. 6 is a side sectional view of a semiconductor device according to a fifth embodiment of the present invention;

FIG. 7 is a side sectional view of a semiconductor device according a sixth embodiment of the present invention;

FIG. 8 is a side sectional view of a semiconductor device according to a seventh embodiment of the present invention;

FIG. 9 is a plan view of the device shown in FIG. 8, taken from the reverse side of the device;

FIG. 10 is a side sectional view of a conventional semiconductor device; and

FIG. 11 is a side sectional view of another semiconductor device; and

Embodiments of the present invention will now be described with reference to the drawings.

A semiconductor device according to a first embodiment of the present invention is shown in FIG. 1 and FIG. 2 in a side sectional view and a plan view taken from the reverse side of the device, respectively. In these and the other drawings, like reference numerals denote the same or corresponding components. Referring to FIGS. 1 and 2, the semiconductor device has a semiconductor element mounted on a first (upper, as viewed in FIG. 1) surface of a mounting pad 2. The mounting pad 2 has an edge 2a a frame-shaped configuration of which is encapsulated by a portion of a molding material 6. A second surface of the mounting pad 2 on which the semiconductor element 1 is not mounted has a central portion that is not included in the edge of the mounting pad 2 and that is not covered by the molding material 6. This central portion of the second surface of the mounting section 2 forms an exposed surface 2b which is exposed at the outside surface of the device.

In the semiconductor device having the above-described construction, even when the entire thickness of the semiconductor device is reduced, with the result that the total thickness D of the structure encapsulated with the molding material 6 is reduced to a relatively small value and the thickness d3 of the portion of the molding material 6 on the second surface of the mounting pad 2 is reduced to a relatively very small value, the only portion that needs forming is a portion of the molding material 6 corresponding to a width d4 at the edge 2a on the second surface of the mounting section 2. Therefore, during a resin molding process employing a mold, it is not necessary to charge a resin over the entire second surface of the mounting pad 2, and thus, resin molding is facilitated. Such resin molding employs a necessary width d4 for achieving sufficient bond between the molding material 6 and the mounting section 2.

When the width d4 of the edge portion 2a on the second surface is set at a small value, the area of the exposed surface 2b is increased, thereby increasing heat radiation. Since the edge 2a of the mounting section 2 is molded, it is possible to reduce the concentration of stress at the edge 2A occurring in the construction shown in FIG. 11.

Thus, it is possible to provide a semiconductor device which has good molding characteristics and high heat radiation characteristics, and which is capable of meeting requirements of certain characteristics from semiconductor devices, i.e., heat radiation and reliability.

A semiconductor device according to a second embodiment of the present invention is shown in a sectional side view in FIG. 3. The semiconductor device is of a so-called "lead-on-chip (LOC) type" in which inner leads 5 extending over the semiconductor element 1. When this type of semiconductor device is compared with the semiconductor device shown in FIG. 1, since the former has the inner leads 5 extending over the semiconductor element 1, the total thickness D of the molded structure is increased by the thickness of the inner leads 5 and the thickness of a portion of the molding material 6 disposed between the inner leads 5 and the semiconductor element 1. As a result, when the same total thickness D as that of the device shown in FIG. 1 is adopted, the molding material 6 in the device shown in FIG. 3 has an even smaller thickness d3 than the comparable thickness in the device shown in FIG. 1. In the second embodiment, therefore, the advantage provided by the arrangement of the present invention in which the edge 2a of the mounting section 2 is encapsulated by a frame-shaped configuration of the molding material 6 is furthered, and forming characteristics are greatly improved.

A semiconductor device according to a third embodiment is shown in a sectional view in FIG. 4. The embodiment shown in FIG. 4 is distinguished in that an insulator 8 is provided on the exposed surface 2b on the second surface of the mounting pad 2. The insulator 8 may be formed on the exposed surface 2b by a technique such as potting, screening or dipping. This arrangement is effective, for example, when the mounting pad 2 is required to provide a ground potential by certain Characteristics of the semiconductor element 1, or when the semiconductor device must have a construction different from that shown in FIG. 1 in accordance with the conditions in which the device is to be used.

For instance, when a connecting portion 20 provided on the mounting pad 2 is electrically connected with the semiconductor element 1 by one or more of the wires 4 while the mounting pad 2 is grounded, the semiconductor element 1 may undergo electrical short-circuiting or leakage during actual use of the semiconductor device. The provision of the insulator 8 on the exposed surface 2b makes it possible to prevent the semiconductor element 1 from being electrically short-circuited when there is a risk that external wires or the like may contact the exposed surface 2b of the device.

The insulator 8 may be provided on the exposed surface 2b by a technique other than those mentioned above. Further, the insulator 8 may be provided either before or after molding the semiconductor element 1, etc. with the molding material 6.

A semiconductor device according to a fourth embodiment of the present invention is shown in a sectional view in FIG. 5. Referring to FIG. 5, this embodiment is distinguished in that the semiconductor element 1 is secured to the mounting pad 2 by an adhesive comprising an insulating resin 3a. This arrangement is effective when the reverse surface of the semiconductor element 1 is arranged to provide a ground potential (for example, when the reverse surface is metallized). That is, with the above construction, short-circuits due to contact with the exposed surface 2b or leakage can be prevented without requiring a separate process and merely by using the insulating resin 3a as the adhesive for securing the semiconductor element 1 to the mounting pad 2.

A semiconductor device according to a fifth embodiment of the present invention is shown in a sectional view in FIG. 6. The embodiment shown in FIG. 6 is distinguished in that a connecting member 9 is provided on the exposed surface 2b of the mounting section 2 using an electrically conductive adhesive 10. The outer leads 7 of the semiconductor device are connected to wiring portions 11a of a printed circuit board 11 by a method such as the vapor phase surface mounting (VSP) method or an IR reflow method during a mounting process. In this process, the connecting member 9 is secured to a grounding portion 11b of the printed circuit board 11 by an electrically conductive adhesive 12, so that the semiconductor element 1 is able to obtain a ground potential directly from the printed circuit board 11. In this case, the adhesive 3 with which the semiconductor element 1 is secured to the mounting pad 2 is, of course, made of an electrically conductive material. The electrically conductive adhesive 12 comprises, for example, a low-melting-point solder. The connecting member 9 may be made of a material such as Cu or CuW. Although materials which may be used to form the connecting member 9 are not specifically limited, selecting a material, such as Cu, having high thermal conductivity makes it possible to obtain a secondary effect of improving the heat radiation characteristics of the semiconductor device.

A semiconductor device according to a sixth embodiment of the present invention is shown in a side sectional view in FIG. 7. As shown in FIG. 7, this embodiment is distinguished in that the exposed surface 2b on the mounting pad 2 is directed upward (as viewed in the drawing) to constitute an upper exposed surface of the semiconductor device, and the outer leads 7 are accordingly formed. Further, a heat radiation member 13 is secured to the exposed surface 2b by an adhesive 14. The provision of the heat radiation member 13 enables further improvement in the heat radiation characteristics of the semiconductor device. When the adhesive 14 comprises an insulating adhesive, it is possible to obtain an insulating effect similar to that obtained in the third embodiment shown in FIG. 4. This effect can be obtained also when an insulator coats the heat radiation member 13. The heat radiation member 13 may be formed integrally with the mounting pad 2.

A semiconductor device according to a seventh embodiment of the present invention is shown in FIG. 8 and FIG. 9, which are a side sectional view and a plan view taken from the reverse side of the device, respectively. Referring to these drawings, this embodiment is distinguished in that dimples 25 for preventing flow of the molding material 6 are formed on the second surface of the mounting pad 2. Specifically, the flow prevention dimples 25 are formed on a first location of the second surface which is included in the edge 2a of the mounting pad 2 molded in a frame-shaped configuration with a portion 6a of the molding material 6, and a second location of the second surface which is adjacent to but not covered with that portion 6a of the molding material 6 forming the frame-shaped configuration. The second surface of the mounting pad 2 includes a central portion on which no molding material 6 is disposed and which constitutes the exposed surface 2b of the device. The formation of the dimples 25 is advantageous in that even when the molding material 6, which is being molded in a mold 30, flows inward from a position at which the portion 6a of the material 6 should be formed, the inward flow of the molding material 6 is stopped by the dimples 25, thereby enabling the molding material 6 to be formed with high precision. No flow prevention dimples 25 are present on the central portion of the second surface of the mounting pad 2 to assure sufficient heat radiation characteristics.

As has been described above, a semiconductor device is constructed to provide the following advantages: concentration of stress on an edge portion of the mounting pad is reduced, thereby achieving high reliability; no molding material is disposed on the exposed portion of the reverse surface of the mounting pad on which the semiconductor element is not mounted, thereby facilitating molding; and the molding material can have a very small thickness, thereby improving the molding characteristics of the molding material. Further, when the semiconductor element is secured to the mounting pad with an insulating adhesive, it is possible to provide an arrangement for insulating the semiconductor element without requiring a separate process. When a radiation member is provided on an exposed surface formed by a portion of the reverse surface of the mounting pad, it is possible to improve the heat radiation characteristics of the semiconductor device. When flow prevention dimples are formed on the reverse surface of the mounting pad at a first location included in an edge of the mounting pad molded in a frame-shaped configuration with a portion of the molding material and a second location adjacent to the first location and not covered by the molding material, it is possible to cover the edge of the mounting pad with a portion of the molding material in such a manner that the molding material is prevented from flowing toward the center of the reverse surface of the mounting pad.

Tomita, Yoshihiro, Abe, Shunichi

Patent Priority Assignee Title
10163760, Sep 08 2011 Rohm Co., Ltd. Semiconductor device, semiconductor device manufacturing method and semiconductor device mounting structure
10373896, Mar 28 2014 Mitsubishi Electric Corporation Semiconductor module and drive device equipped with semiconductor module
10644225, Apr 27 2015 Kioxia Corporation Magnetic memory device
10679927, Sep 08 2011 Rohm Co., Ltd. Semiconductor device
5708304, Mar 27 1996 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
5719442, Nov 11 1994 Seiko Epson Corporation Resin sealing type semiconductor device
5731632, May 16 1995 Kabushiki Kaisha Toshiba Semiconductor device having a plastic package
5814878, Nov 30 1995 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
5844306, Sep 28 1995 Mitsubishi Denki Kabushiki Kaisha; Shikoku Instrumentation Co., Ltd. Die pad structure for solder bonding
5959349, Feb 25 1997 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Transfer molding encapsulation of a semiconductor die with attached heat sink
5986336, Mar 22 1996 Mitsubishi Denki Kabushiki Kaisha Semiconductor device including a heat radiation plate
6001672, Feb 25 1997 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Method for transfer molding encapsulation of a semiconductor die with attached heat sink
6072239, Nov 08 1995 SOCIONEXT INC Device having resin package with projections
6159770, Nov 08 1995 SOCIONEXT INC Method and apparatus for fabricating semiconductor device
6246124, Sep 16 1998 International Business Machines Corporation Encapsulated chip module and method of making same
6249050, Feb 25 1997 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Encapsulated transfer molding of a semiconductor die with attached heat sink
6278177, Jul 09 1999 Samsung Electronics Co., Ltd. Substrateless chip scale package and method of making same
6297548, Jun 30 1998 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Stackable ceramic FBGA for high thermal applications
6297960, Jun 30 1998 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Heat sink with alignment and retaining features
6329711, Nov 08 1995 SOCIONEXT INC Semiconductor device and mounting structure
6373132, Feb 25 1997 Micron Technology, Inc. Semiconductor die with attached heat sink and transfer mold
6376921, Nov 08 1995 SOCIONEXT INC Semiconductor device, method for fabricating the semiconductor device, lead frame and method for producing the lead frame
6403387, Feb 25 1997 Micron Technology Method and apparatus for transfer molding encapsulation of a semiconductor die with attached heat sink
6444501, Jun 12 2001 Round Rock Research, LLC Two stage transfer molding method to encapsulate MMC module
6465876, Nov 20 1996 Hitachi, LTD Semiconductor device and lead frame therefor
6525943, Jun 30 1998 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Heat sink with alignment and retaining features
6538311, Jun 12 2001 Round Rock Research, LLC Two-stage transfer molding method to encapsulate MMC module
6558981, Sep 16 1998 International Business Machines Corporation Method for making an encapsulated semiconductor chip module
6573121, Nov 08 1995 SOCIONEXT INC Semiconductor device, method for fabricating the semiconductor device, lead frame and method for producing the lead frame
6583504, Feb 25 1997 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Semiconductor die with attached heat sink and transfer mold
6627981, May 01 2000 Rohm Co., Ltd. Resin-packaged semiconductor device
6650007, Jun 30 1998 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Stackable ceramic fbga for high thermal applications
6730995, Jun 12 2001 Round Rock Research, LLC Two-stage transfer molding device to encapsulate MMC module
6760224, Jun 30 1998 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Heat sink with alignment and retaining features
6764882, Jun 12 2001 Round Rock Research, LLC Two-stage transfer molding method to encapsulate MMC module
6844219, Nov 20 1996 Renesas Electronics Corporation Semiconductor device and lead frame therefor
6856017, Nov 08 1995 SOCIONEXT INC Device having resin package and method of producing the same
6858926, Jun 30 1998 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Stackable ceramic FBGA for high thermal applications
6869811, Feb 25 1997 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Methods for transfer molding encapsulation of a semiconductor die with attached heat sink
6914321, Feb 20 2001 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
6979909, Feb 09 2001 Mitsubishi Denki Kabushiki Kaisha Semiconductor device and method of manufacturing same
7019394, Sep 30 2003 Intel Corporation Circuit package and method of plating the same
7045907, Feb 09 2001 Mitsubishi Denki Kabushiki Kaisha Semiconductor device and method of manufacturing same
7061082, Feb 25 1997 Micron Technology, Inc. Semiconductor die with attached heat sink and transfer mold
7088586, Nov 15 2004 Cisco Technology, Inc. Techniques for cooling a circuit board component within an environment with little or no forced convection airflow
7091060, Nov 23 1999 Round Rock Research, LLC Circuit and substrate encapsulation methods
7119424, Jan 29 2002 DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT Semiconductor device and method for manufacturing the same
7144245, Nov 23 1999 Round Rock Research, LLC Packages for semiconductor die
7144754, Nov 08 1995 SOCIONEXT INC Device having resin package and method of producing the same
7220615, Jun 11 2001 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Alternative method used to package multimedia card by transfer molding
7239029, Nov 23 1999 Round Rock Research, LLC Packages for semiconductor die
7279781, Jun 12 2001 Round Rock Research, LLC Two-stage transfer molding device to encapsulate MMC module
7285442, Jun 30 1998 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Stackable ceramic FBGA for high thermal applications
7288441, Jun 12 2001 Round Rock Research, LLC Method for two-stage transfer molding device to encapsulate MMC module
7399657, Aug 31 2000 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Ball grid array packages with thermally conductive containers
7405155, Sep 30 2003 Intel Corporation Circuit package and method of plating the same
7449774, Oct 01 1999 Semiconductor Components Industries, LLC Semiconductor power module having an electrically insulating heat sink and method of manufacturing the same
7501700, Oct 01 1999 Semiconductor Components Industries, LLC Semiconductor power module having an electrically insulating heat sink and method of manufacturing the same
7679182, Nov 08 2006 Hitachi, Ltd. Power module and motor integrated control unit
7679914, Sep 26 2006 Denso Corporation Electronic controller
7829991, Jun 30 1998 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Stackable ceramic FBGA for high thermal applications
7868451, May 30 2006 Mahle International GmbH Resin sealing semiconductor device and electronic device using resin sealing semiconductor device
8072082, Apr 24 2008 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Pre-encapsulated cavity interposer
8106502, Nov 17 2008 STATS CHIPPAC PTE LTE ; STATS CHIPPAC PTE LTD Integrated circuit packaging system with plated pad and method of manufacture thereof
8258604, Dec 26 2008 Renesas Electronics Corporation; NEC Electronics Corporation Semiconductor device and method of manufacturing same
8399297, Apr 24 2008 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Methods of forming and assembling pre-encapsulated assemblies and of forming associated semiconductor device packages
8618641, Aug 10 2007 Siliconware Precision Industries Co., LTD Leadframe-based semiconductor package
8652880, Dec 26 2008 Renesas Electronics Corporation Semiconductor device and method of manufacturing same
9129949, Feb 09 2011 Mitsubishi Electric Corporation Power semiconductor module
9130064, Aug 10 2007 Siliconware Precision Industries Co., Ltd. Method for fabricating leadframe-based semiconductor package with connecting pads top and bottom surfaces of carrier
9613888, Apr 02 2013 Mitsubishi Electric Corporation Semiconductor device and semiconductor module
9892996, Sep 08 2011 Rohm Co., Ltd. Semiconductor device, semiconductor device manufacturing method and semiconductor device mounting structure
Patent Priority Assignee Title
4777520, Mar 27 1986 Oki Electric Industry Co. Ltd. Heat-resistant plastic semiconductor device
4984059, Oct 08 1982 Fujitsu Limited Semiconductor device and a method for fabricating the same
5172213, May 23 1991 AT&T Bell Laboratories Molded circuit package having heat dissipating post
5214846, Apr 24 1991 Sony Corporation Packaging of semiconductor chips
5216283, May 03 1990 Freescale Semiconductor, Inc Semiconductor device having an insertable heat sink and method for mounting the same
JP2205351,
JP3194954,
JP3283453,
JP4003438,
JP4051549,
JP4246849,
JP5152488,
JP5577160,
JP63239967,
///
Executed onAssignorAssigneeConveyanceFrameReelDoc
Jan 05 1994Mitsubishi Denki Kabushiki Kaisha(assignment on the face of the patent)
Jan 11 1994TOMITA, YOSHIHIROMitsubishi Denki Kabushiki KaishaASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0069290033 pdf
Jan 11 1994ABE, SHUNICHIMitsubishi Denki Kabushiki KaishaASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0069290033 pdf
Date Maintenance Fee Events
Mar 21 1996ASPN: Payor Number Assigned.
Feb 01 1999M183: Payment of Maintenance Fee, 4th Year, Large Entity.
Feb 26 2003REM: Maintenance Fee Reminder Mailed.
Aug 08 2003EXP: Patent Expired for Failure to Pay Maintenance Fees.


Date Maintenance Schedule
Aug 08 19984 years fee payment window open
Feb 08 19996 months grace period start (w surcharge)
Aug 08 1999patent expiry (for year 4)
Aug 08 20012 years to revive unintentionally abandoned end. (for year 4)
Aug 08 20028 years fee payment window open
Feb 08 20036 months grace period start (w surcharge)
Aug 08 2003patent expiry (for year 8)
Aug 08 20052 years to revive unintentionally abandoned end. (for year 8)
Aug 08 200612 years fee payment window open
Feb 08 20076 months grace period start (w surcharge)
Aug 08 2007patent expiry (for year 12)
Aug 08 20092 years to revive unintentionally abandoned end. (for year 12)