An evaluation circuit for use in evaluating the bit error rate (BER) performance of a viterbi detector based upon a computation of its amplitude error margin (AEM) includes two threshold comparison circuits and an AEM computation circuit. Each threshold comparison circuit receives and compares a viterbi signal from a viterbi detector and one or two AEM threshold signals and in accordance therewith generates a comparison signal. The viterbi signals represent combinations of signals which include the sum of and difference between the viterbi difference metric and slicer threshold signals associated with the viterbi detector. The AEM threshold signals correspond to probabilities that the two viterbi signals have magnitudes which exceed some predetermined values. The AEM computation circuit receives a control signal from the viterbi detector and the two comparison signals and computes an AEM parameter which corresponds to one of the viterbi signals. In one embodiment: each threshold comparison circuit includes a converter which converts the viterbi signal to an absolute value signal representing the absolute value of the viterbi signal, a comparator which compares the absolute value signal with an AEM threshold signal, and a shift register which receives and time-delays the comparator output signal to generate the comparison signal; and the AEM computation circuit includes a multiplexor which selects between the comparison signals in accordance with the control signal, and a counter which counts the signal transitions of the selected comparison signal. The counter output represents the AEM of the viterbi detector.
|
24. A method of evaluating the bit error rate (BER) performance of a decoder with a viterbi detector based upon a computation of its amplitude error margin (AEM), said method comprising the steps of:
receiving and comparing a first viterbi signal and at least one AEM threshold signal and in accordance therewith generating a first comparison signal, wherein said first viterbi signal represents a first combination of signals which includes a sum of a viterbi difference metric signal and a viterbi slicer threshold signal associated with a viterbi detector; receiving and comparing a second viterbi signal and said at least one AEM threshold signal and in accordance therewith generating a second comparison signal, wherein said second viterbi signal represents a second combination of signals which includes a difference between said viterbi difference metric signal and said viterbi slicer threshold signal, and further wherein said at least one AEM threshold signal corresponds to first and second probabilities that said first and second viterbi signals have magnitudes which exceed first and second predetermined values, respectively; and receiving a control signal and said first and second comparison signals and in accordance therewith computing at least one AEM parameter corresponding to at least one of said first and second viterbi signals.
1. An apparatus including an evaluation circuit for use in evaluating the bit error rate (BER) performance of a decoder with a viterbi detector based upon a computation of its amplitude error margin (AEM), said evaluation circuit comprising:
a first threshold comparison circuit configured to receive and compare a first viterbi signal and at least one AEM threshold signal and in accordance therewith generate a first comparison signal, wherein said first viterbi signal represents a first combination of signals which includes a sum of a viterbi difference metric signal and a viterbi slicer threshold signal associated with a viterbi detector; a second threshold comparison circuit configured to receive and compare a second viterbi signal and said at least one AEM threshold signal and in accordance therewith generate a second comparison signal, wherein said second viterbi signal represents a second combination of signals which includes a difference between said viterbi difference metric signal and said viterbi slicer threshold signal, and further wherein said at least one AEM threshold signal corresponds to first and second probabilities that said first and second viterbi signals have magnitudes which exceed first and second predetermined values, respectively; and a computation circuit, coupled to said first and second threshold comparison circuits, configured to receive a control signal and said first and second comparison signals and in accordance therewith compute at least one AEM parameter corresponding to at least one of said first and second viterbi signals.
14. A partial response, maximum likelihood (PRML) decoder including an evaluation circuit for use in evaluating its bit error rate (BER) performance based upon a computation of its amplitude error margin (AEM), said PRML decoder comprising:
a pre-amplifier stage configured to receive and amplify an input signal; a processing stage, coupled to said pre-amplifier stage, configured to receive and process said amplified input signal and to provide at least one AEM threshold signal, wherein said processing stage includes a viterbi detector configured to provide first and second viterbi signals in accordance with said processed amplified input signal, said viterbi detector has a viterbi difference metric signal and a viterbi slicer threshold signal associated therewith, said first viterbi signal represents a first combination of signals which includes a sum of said viterbi difference metric signal and said viterbi slicer threshold signal, said second viterbi signal represents a second combination of signals which includes a difference between said viterbi difference metric signal and said viterbi slicer threshold signal, and said at least one AEM threshold signal corresponds to first and second probabilities that said first and second viterbi signals have magnitudes which exceed first and second predetermined values, respectively; a first threshold comparison stage, coupled to said processing stage, configured to receive and compare said first viterbi signal and said at least one AEM threshold signal and in accordance therewith generate a first comparison signal; a second threshold comparison stage, coupled to said processing stage, configured to receive and compare said second viterbi signal and said at least one AEM threshold signal and in accordance therewith generate a second comparison signal; a control circuit, coupled to said processing stage, configured to receive third and fourth viterbi signals from said viterbi detector and in accordance therewith provide a control signal which corresponds to a state of a merger as detected by said viterbi detector; and a computation stage, coupled to said control circuit and said first and second threshold comparison stages, configured to receive said control signal and said first and second comparison signals and in accordance therewith compute at least one AEM parameter corresponding to at least one of said first and second viterbi signals.
2. The apparatus of
a conversion circuit configured to convert said received viterbi signal to an absolute value signal having a signal value which represents an absolute value of said received viterbi signal; a comparator, coupled to said conversion circuit, configured to receive and compare said absolute value signal with said at least one AEM threshold signal and in accordance therewith provide a compared value signal; and a delay circuit, coupled to said comparator, configured to receive and delay said compared value signal and in accordance therewith provide said comparison signal.
4. The apparatus of
5. The apparatus of
a comparator configured to compare said received viterbi signal with said first and second AEM threshold signals and in accordance therewith provide a compared value signal; and a delay circuit, coupled to said comparator, configured to receive and delay said compared value signal and in accordance therewith provide said comparison signal.
7. The apparatus of
8. The apparatus of
10. The apparatus of
11. The apparatus of
12. The apparatus of
15. The decoder of
a conversion circuit configured to convert said received viterbi signal to an absolute value signal having a signal value which represents an absolute value of said received viterbi signal; a comparator, coupled to said conversion circuit, configured to receive and compare said absolute value signal with said at least one AEM threshold signal and in accordance therewith provide a compared value signal; and a delay circuit, coupled to said comparator, configured to receive and delay said compared value signal and in accordance therewith provide said comparison signal.
16. The apparatus of
17. The decoder of
a comparator configured to compare said received viterbi signal with said first and second AEM threshold signals and in accordance therewith provide a compared value signal; and a delay circuit, coupled to said comparator, configured to receive and delay said compared value signal and in accordance therewith provide said comparison signal.
18. The apparatus of
19. The decoder of
20. The decoder of
21. The decoder of
22. The decoder of
23. The decoder of
25. The method of
converting said received viterbi signal to an absolute value signal having a signal value which represents an absolute value of said received viterbi signal; comparing said absolute value signal with said at least one AEM threshold signal and in accordance therewith generating a compared value signal; and delaying said compared value signal and in accordance therewith generating said comparison signal.
26. The method of
27. The method of
receiving and differentially summing said viterbi difference metric signal with a sum of a sample signal and said viterbi slicer threshold signal and in accordance therewith providing said first viterbi signal, wherein said sample signal represents a sample of an input signal to said viterbi detector; and receiving and differentially summing said viterbi difference metric signal with a difference between said sample signal and said viterbi slicer threshold signal and in accordance therewith providing said second viterbi signal.
28. The method of
comparing said received viterbi signal with said first and second AEM threshold signals and in accordance therewith generating a compared value signal; and delaying said compared value signal and in accordance therewith generating said comparison signal.
29. The method of
30. The method of
receiving and differentially summing said viterbi difference metric signal with a sum of a sample signal and said viterbi slicer threshold signal and in accordance therewith providing said first viterbi signal, wherein said sample signal represents a sample of an input signal to said viterbi detector; and receiving and differentially summing said viterbi difference metric signal with a difference between said sample signal and said viterbi slicer threshold signal and in accordance therewith providing said second viterbi signal.
31. The method of
32. The method of
33. The method of
34. The method of
|
1. Field of the Invention
The present invention relates to data decoders having Viterbi detectors, and in particular, to circuits for evaluating the bit error rate performance of a partial response, maximum likelihood (PRML) decoder.
2. Description of the Related Art
In synchronous data channels, particularly those used in telecommunications and magnetic data recording (e.g. disk drives) data recovery in the receiver is often performed with an equalizer or a Viterbi detector, or a combination of both. For those systems having an equalizer but no Viterbi detector, the bit error rate (BER) can generally be inferred from the calculation of the signal-to-noise ratio (SNR) at the output of the equalizer and the input of the data quantizer or slicer. However, when a Viterbi detector is used, either alone or in conjunction with an equalizer, the SNR at the input of the Viterbi detector is generally not sufficiently indicative of the BER since the system noise is generally not uncorrelated and gaussian (due to fixed-point representation, filtering, inter-symbol interference and nonlinearities within the system). Rather, in order to qualitatively evaluate (and, under some circumstances, quantitatively predict) the BER, statistics have to be computed about the Euclidean distance between the correct branch at a time n and the closest competing branch. This distance, referred to as the amplitude error margin (AEM), is the distance between the current Viterbi Decision Metric Mn and the decision boundary which when crossed causes elimination of the correct path through the trellis (discussed in more detail below) as a result of an error event (one or more errors in the recovered information sequence) and represents the amount of additional amplitude error which can be tolerated by the Viterbi detector prior to such path elimination. From such statistics, one can determine the nature of the probability density of the AEM and, consequently, the probability of a decoding error, i.e. the BER.
With the AEM at a time n defined as γn, an error event will occur if and only if the AEM is greater than zero:
γn <0 (1)
Multiplying both sides by -1, the equivalent representation is:
-γn >0 (2)
Substituting a more general K for zero, an error event is defined to occur if and only if:
-γn >K (3)
Referring to FIG. 1A, under normal conditions K=0 and the error rate is low. However, referring to FIG. 1B, decreasing the threshold K increases the probability of an error event being induced.
Referring to FIG. 2A, a Viterbi detector in a digital PR4 PRML decoder processes its input signals on the basis of a separate two-state trellis. Designators an and an-2 are the amplitude modulated data sequence that represent the input signal. Designator dn is the update to the Viterbi metric for following a particular path through the trellis. Designator xn is the noiseless output of a data channel for following a path (i.e. xn =an -an-2). Designator bn represents the original data bit corresponding to each transition. Designators Jn (+1) and Jn (-1) represent the Viterbi metric for each state at time n. The difference between the two Viterbi metrics is defined as:
ΔJn =1/2(Jn (+1)-Jn (-1)) (4)
The determination as to which paths survive at each transition in the trellis is made based upon the current signal sample yn and the past Viterbi difference metric ΔJn-2. Such decision is based upon the value of the decision metric Mn :
Mn =ΔJn-2 -yn ( 5)
The update of the Viterbi difference metric ΔJn and the survivor paths for the three possible ranges of the decision metric Mn for a given adaptive threshold slicer t are defined as follows: ##EQU1## (where t is the adaptive threshold slicer used to reduce the number of multiplications required to implement the adaptive equalizer).
Based upon Equation 6, it can be seen that, in terms of possible survivor paths, three cases exist: Case 1: paths 1 and 2; Case 2: paths 1 and 4; and Case 3: paths 3 and 4. When the true path is not chosen at a particular state transition, i.e. the correct path through the trellis is eliminated, this results in a fundamental error event in a PRML system.
Referring to FIG. 2B, example waveforms in accordance with the foregoing discussion are shown. Graph (A) is the trellis diagram of the receipt sequence, with the heavy solid line showing the correct path through the trellis. Graph (B) is the Viterbi decision metric Mn. Graph (C) is the output yn of the adaptive equalizer. Graph (D) is the Viterbi difference metric ΔJn. As can be seen in Graph (B), interference, noise, and/or inter-symbol interference have corrupted the Viterbi decision metric Mn during time period 8, thereby causing a merger to occur when the transmitted data bit was actually a 0.
Referring to FIG. 3A, the two possible choices of AEM for Case 1 (where +t≦Mn) are as shown. The designator γn is used to identify an initial guess as to the AEM at each transition of states. This initial guess γn is updated in accordance with the occurrence of the next merger in the trellis so as to produce the final AEM value γn. For Case 1 where Mn ≧+t, paths 1 and 2 are chosen as the most likely paths into states 0 and 1, respectively (FIG. 2A). An initial guess is made, thereby assigning an initial value to γn. In accordance with the next merger in the trellis, γn is then modified to produce the true AEM value γn. For example, if the next merger occurs at time 2i later (1≦i≦6) and Mn+2i ≧+t, then path 1 is the correct path for the transition from time n-2 to n and γn =γn +2t. However, if Mn+2i ≦-t, then path 2 is the correct path and γn =γn.
Referring to FIG. 3B, the two possible choices of AEM for Case 2 (where -t<Mn <+t) are as shown. In this case, paths 1 and 4 are chosen as the most likely paths into states 0 and 1, respectively. An initial guess is made and γn is assigned an initial value. If Mn+2i ≧+t, path 1 is the correct path and γn =γn +2t. If Mn+2i ≦-t, path 4 is the correct path and γn =|γn |.
Referring to FIG. 3C, the two possible choices of AEM for Case 3 (where Mn ≦-t) are as shown. In this case, paths 3 and 4 are chosen as the most likely paths into states 0 and 1, respectively. As in the other cases, an initial guess is made and γn is assigned an initial value. If Mn+2i ≧+t, path 3 is the correct path and γn =|γn +2t|. If Mn+2i ≦-t, path 4 is the correct path and γn =|γn |.
From the foregoing discussion, it can be seen that the AEM can be computed with the same hardware regardless of the paths which are involved. With a simple generalization of the foregoing three cases, the AEM can be computed in the same manner for every state transition by taking the absolute value of the final update for every case. Implementation of the updating of γn is done by using estimator signals bn+ and bn- (FIG. 2A) where bn- indicates when a merger occurs and bn+ indicates whether the trellis has merged to state 0 or state 1.
Referring to FIG. 4, a conventional circuit implementation for determining the AEM is as shown. The Viterbi slicer threshold tn is differentially summed with the Viterbi decision metric Mn, and the result thereof is time delayed for six time units and differentially summed with a multiple of two times the Viterbi slicer threshold. A switch, in accordance with a switch control signal Sn (discussed in more detail below), selects between this last differential sum and the previous time delayed sum. The absolute value is then taken of the selected signal and compared against a threshold Ki which defines the statistic being evaluated.
The threshold Ki is the induced error threshold. As the threshold Ki is made more negative, the probability of an error being induced increases. With an increased probability of induced error(s), fewer simulation bits are needed to obtain a low variability estimate of such probability. By performing a number of simulations with different threshold Ki values, the shape of the AEM probability distribution (e.g. FIGS. 1A and 1B) can be approximated, thereby providing a metric for use in making qualitative comparisons of different systems.
One of the shortcomings to the circuit implementation of FIG. 4, however, involves the time delay unit in which the differential sum of the Viterbi slicer threshold tn and Viterbi decision metric Mn is time delayed for six time units. Where such a summation signal is a multiple-bit digital signal, a relatively significant amount of circuitry and, therefore, integrated circuit area, is required to implement this time delay element since a large time delay for a large bitwidth word requires a large number of large registers. For example, if the signal representing the differential sum of the Viterbi slicer threshold tn and Viterbi decision metric Mn were eight bits wide, the time delay element must necessarily be eight bits wide and six bits deep.
In accordance with one embodiment of the present invention, an evaluation circuit for use in evaluating the bit error rate (BER) performance of a decoder with a Viterbi detector based upon a computation of its amplitude error margin (AEM) includes two threshold comparison circuits and a computation circuit. The first threshold comparison circuit is configured to receive and compare a first Viterbi signal and at least one AEM threshold signal and in accordance therewith generate a first comparison signal. The first Viterbi signal represents a first combination of signals which includes a sum of a Viterbi difference metric signal and a Viterbi slicer threshold signal associated with a Viterbi detector. The second threshold comparison circuit is configured to receive and compare a second Viterbi signal and the at least one AEM threshold signal and in accordance therewith generate a second comparison signal. The second Viterbi signal represents a second combination of signals which includes a difference between the Viterbi difference metric signal and Viterbi slicer threshold signal. The at least one AEM threshold signal corresponds to first and second probabilities that the first and second Viterbi signals have magnitudes which exceed first and second predetermined values, respectively. The computation circuit is coupled to the first and second threshold comparison circuits and is configured to receive a control signal and the first and second comparison signals and in accordance therewith compute at least one AEM parameter corresponding to at least one of the first and second Viterbi signals.
These and other features and advantages of the present invention will be understood upon consideration of the following detailed description of the invention and the accompanying drawings.
FIGS. 1A and 1B illustrate example BER probability curves for conventional PRML decoders.
FIG. 2A is a state diagram for a conventional Viterbi detector for use in a PRML decoder.
FIG. 2B illustrates example waveforms of a conventional PRML decoder using a Viterbi detector.
FIGS. 3A, 3B and 3C illustrate three cases for determining survivor paths in a state transition trellis for a conventional Viterbi detector.
FIG. 4 is a conventional circuit implementation of an evaluation circuit for evaluating the AEM statistics of a PRML decoder using a Viterbi detector.
FIG. 5 is a functional block diagram of a PRML decoder with a Viterbi detector using an evaluation circuit for evaluating the BER performance based upon a computation of AEM in accordance with the present invention.
FIG. 6A is a functional block diagram of an evaluation circuit in accordance with one embodiment of the present invention.
FIG. 6B is a functional block diagram of an evaluation circuit in accordance with another embodiment of the present invention.
FIG. 7A is a functional block diagram of an evaluation circuit in accordance with still another embodiment of the present invention.
FIG. 7B is a functional block diagram of an evaluation circuit in accordance with yet another embodiment of the present invention.
FIG. 8 is a logic diagram of a circuit for generating the signal selection control signal Sn for the evaluation circuits of FIGS. 6A, 6B, 7A and 7B based upon postmerger information from the Viterbi detector.
Referring to FIG. 5, in accordance with one embodiment of the present invention, a PRML decoder including an evaluation circuit for use in evaluating its BER performance based upon a computation of its AEM includes a preamplifier 102, a processor 104 which includes a Viterbi detector 106, and an evaluation circuit 108. The incoming signal 101 is preamplified by the preamplifier 102. The preamplified signal 103 is then processed by the processor 104 in accordance with well-known conventional techniques. A set 107 of processed signals is then used by the evaluation circuit 108 to generate an evaluation signal 109 for use in qualitatively evaluating and, under some circumstances, estimating the BER performance of the system, as well as making qualitative comparisons between different decoder systems.
Referring to FIG. 6A, in accordance with one embodiment of the present invention, an evaluation circuit 108a for use in evaluating the BER performance of a decoder with a Viterbi detector based upon a computation of its AEM includes a pair of signal summing circuits 122a, 122b, a pair of absolute value circuits 110a, 110b, a pair of comparison circuits 112a, 112b (e.g. comparators), a pair of time delay elements 114a, 114b (e.g. shift registers), a signal selector (e.g. multiplexor or switch) 116 and a counter 118, all interconnected substantially as shown. The input signals include three Viterbi signals 107a, 107b, 107c which are generated in the Viterbi detector 106 and represent the Viterbi difference metric ΔJn (107a) and the sum of (107b) and difference between (107c) the current signal sample yn and Viterbi slicer threshold tn. The difference metric 107a and sample/threshold sum 107b signals are differentially summed by the first signal summing circuit 122a and the difference metric 107a and sample/threshold difference 107b signals are differentially summed by the second signal summing circuit 122b to provide two further Viterbi signals 123a, 123b which represent the difference between and the sum of the Viterbi decision metric Mn and Viterbi slicer threshold tn, respectively.
The absolute value of each of the Viterbi decision metric and slicer threshold difference 123a and sum 123b signals is determined by its respective absolute value circuit 110a, 110b, and the results 111a, 111b thereof are compared in their respective comparison circuits 112a, 112b with the user-defined threshold Ki signal 141 which defines the statistic to be evaluated. The results 113a, 113b of such comparison, each of which is one bit wide, are then time delayed by the time delay elements 114a, 114b. Since each of the comparison result signals 113a, 113b is only one bit wide, these time delay elements 114a, 114b need only be one bit wide and six bits deep. One of the resulting time delayed signals 115a, 115b is then selected by the signal selector 116 in accordance with a control signal Sn 139. As discussed in more detail below, this control signal 139 is generated based upon post-merger information provided by the Viterbi detector 106 within the processor 104 as a function of estimator signals bn+ and bn- (FIG. 2A) (Sn =f{bn+, bn- }) and identifies whether the upper or lower circuit path of the evaluation circuit 108a is to be used, i.e. whether path 1, 2, 3 or 4 of the Viterbi state transition trellis was determined to be the correct path through the trellis.
The selected signal 117 is then counted by the counter 118 to determine the AEM statistics of the decoder, generating one count each time the absolute value of the selected incoming Viterbi signal 105c/105d exceeds the statistic threshold Ki. By averaging the output count signal 109 over time, the approximate area under the probability curve (FIGS. 1A and 1B) and, therefore, the cumulative distribution function for the AEM can be approximated, thereby providing a parameter for qualitative evaluation of the BER performance and, under those circumstances where its relationship to the AEM is better known, providing a parameter with which the BER performance of the decoder 100 can be estimated.
Referring to FIG. 6B, an evaluation circuit 108b in accordance with another embodiment of the present invention includes, in accordance with the foregoing discussion, the signal summing circuits 122a, 122b, absolute value circuits 110a, 110b, comparison circuits 112a, 112b and time delay elements 114a, 114b, but uses two counters 118a, 118b prior to the signal selector 116. Hence, in accordance with the control signal 139, the signal selector 116 selects one of the two count signals 119a, 119b.
Referring to FIG. 7A, an evaluation circuit 108c in accordance with still another embodiment of the present invention includes, in accordance with the foregoing discussion, the signal summing circuits 122a, 122b, time delay elements 114a, 114b, signal selector 116 and counter 118, as in the first embodiment, but uses a pair of dual threshold comparison circuits 120a, 120b in place of the combinations of absolute value circuits 110a, 110b and single threshold comparison circuits 112a, 112b. Hence, the Viterbi decision metric and slicer threshold difference 123a and sum 123b signals are compared directly against both positive 141a and negative 141b versions of the statistic threshold Ki signal. The resulting signals 121a, 121b are then time delayed and selected in accordance with the foregoing discussion.
Referring to FIG. 7B, an evaluation circuit 108d in accordance with yet another embodiment of the present invention, similar to the embodiment of FIG. 6B, uses two counters 118a, 118b preceding the signal selector 116. Hence, in accordance with the control signal 139, the appropriate count signal 119a, 119b is selected.
Referring to FIG. 8, a circuit for generating the signal selection control signal Sn 139 for the evaluation circuits of FIGS. 6A, 6B, 7A and 7B includes inverters 132, latches (e.g. D-type flip-flops) 134, AND gates 136 and exclusive-OR (XOR) gates 138, all interconnected substantially as shown. In accordance with the system clock signal 105 and an enable signal 131 (logic 1 to enable, logic 0 to disable), a b-positive signal 107d and a merge signal 107e, both of which are generated within the Viterbi detector 106 (FIG. 5), are latched and successively ANDed and XORed together and time-delayed to produce the selection control signal 139. The merge signal 107d corresponds to estimator signal bn- (FIG. 2A) and indicates whether a merger has occurred within the trellis, while the b-positive signal 107e corresponds to estimator signal bn+ and indicates what type of merger has occurred (merger to state 0 if bn+ =0, or merger to state 1 if bn+ =1).
Various other modifications and alterations in the structure and method of operation of this invention will be apparent to those skilled in the art without departing from the scope and spirit of the invention. Although the invention has been described in connection with specific preferred embodiments, it should be understood that the invention as claimed should not be unduly limited to such specific embodiments. It is intended that the following claims define the scope of the present invention and that structures and methods within the scope of these claims and their equivalents be covered thereby.
Griep, Karl Robert, Batruni, Roy George
Patent | Priority | Assignee | Title |
10035932, | Sep 25 2007 | PPG Advanced Surface Technologies, LLC | Paint replacement films, composites therefrom, and related methods |
10265932, | Oct 23 2006 | PPG Advanced Surface Technologies, LLC | Protective sheets, articles, and methods |
10981371, | Jan 19 2008 | PPG Advanced Surface Technologies, LLC | Protected graphics and related methods |
11420427, | Sep 25 2007 | PPG Advanced Surface Technologies, LLC | Paint replacement film, composites therefrom, and related methods |
11577501, | Jan 19 2008 | PPG Advanced Surface Technologies, LLC | Protected graphics and related methods |
11827823, | Sep 20 2016 | PPG Advanced Surface Technologies, LLC | Paint film appliques with reduced defects, articles, and methods |
11884849, | Sep 20 2016 | PPG Advanced Surface Technologies, LLC | Paint film appliques with reduced defects, articles, and methods |
6295614, | Mar 02 2000 | Corning Incorporated | Apparatus for estimating bit error rate by sampling in WDM communication system |
6678844, | Dec 22 1999 | Vrije Universiteit Brussel | System and method for determining bit-error rates |
7010065, | May 25 2001 | Western Digital Technologies, INC | Method and apparatus for word synchronization with large coding distance and fault tolerance for PRML systems |
7020185, | Nov 28 2000 | WSOU Investments, LLC | Method and apparatus for determining channel conditions in a communication system |
7353450, | Jan 22 2002 | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD | Block processing in a maximum a posteriori processor for reduced power consumption |
7424077, | Apr 13 2005 | Carnegie Mellon University | Jitter sensitive maximum-a-posteriori sequence detection |
8545959, | Oct 23 2006 | PPG Advanced Surface Technologies, LLC | Composite articles comprising protective sheets and related methods |
8545960, | Oct 23 2006 | PPG Advanced Surface Technologies, LLC | Articles comprising protective sheets and related methods |
8772398, | Sep 28 2005 | entrotech, inc | Linerless prepregs, composite articles therefrom, and related methods |
9657156, | Sep 28 2005 | entrotech, inc | Braid-reinforced composites and processes for their preparation |
9716489, | Jul 01 2015 | CHRONTEL INTERNATIONAL LTD | Method and apparatus for improved input data slicer |
Patent | Priority | Assignee | Title |
4375099, | Apr 08 1980 | Harris Corporation | Link performance indicator with alternate data sampling and error indication generation |
4675871, | Oct 11 1983 | SIGNAL PROCESSORS LIMITED | Digital data decoders |
5323421, | Sep 30 1992 | Google Technology Holdings LLC | Method and apparatus of estimating channel quality in a receiver |
5325397, | Dec 07 1989 | The Commonwealth of Australia | Error rate monitor |
5341386, | May 25 1990 | Fujitsu Limited | Viterbi equalizer and recording/reproducing device using the same |
5351245, | Oct 02 1991 | Motorola Inc. | Bit error rate detection method |
5406562, | Mar 05 1993 | Motorola Mobility LLC | Bit error rate estimation |
5430744, | Sep 30 1993 | International Business Machines Corporation | Method and means for detecting partial response waveforms using a modified dynamic programming heuristic |
5430768, | Sep 21 1994 | Seagate Technology LLC | Maximum likelihood detector for a disc drive PRML read channel |
5600664, | Mar 02 1993 | Sony Corporation | Information reproducing apparatus |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
May 20 1996 | GRIEP, KARL ROBERT | National Semiconductor Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 008026 | /0257 | |
May 30 1996 | BATRUNI, ROY GEORGE | National Semiconductor Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 008026 | /0257 | |
May 31 1996 | National Semiconductor Corporation | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Dec 14 2001 | M183: Payment of Maintenance Fee, 4th Year, Large Entity. |
Jan 09 2002 | REM: Maintenance Fee Reminder Mailed. |
Jan 16 2002 | ASPN: Payor Number Assigned. |
Dec 16 2005 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Dec 16 2009 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Jun 16 2001 | 4 years fee payment window open |
Dec 16 2001 | 6 months grace period start (w surcharge) |
Jun 16 2002 | patent expiry (for year 4) |
Jun 16 2004 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jun 16 2005 | 8 years fee payment window open |
Dec 16 2005 | 6 months grace period start (w surcharge) |
Jun 16 2006 | patent expiry (for year 8) |
Jun 16 2008 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jun 16 2009 | 12 years fee payment window open |
Dec 16 2009 | 6 months grace period start (w surcharge) |
Jun 16 2010 | patent expiry (for year 12) |
Jun 16 2012 | 2 years to revive unintentionally abandoned end. (for year 12) |