An improved audio-output device coupleable to a computer system, in which a DSP operating under software control emulates a common command interface. The command interface has a set of registers that are made available to the CPU for reading and writing, even if there are no such physical registers available in the device. The DSP also performs tasks in addition to audio-output, even though the audio-output device is required to respond immediately to commands from the CPU. The audio-output device has a DSP for interpreting and executing commands received from the CPU, a local memory for storing data input to or output from the DSP, a bus-interface (BIF) element for coupling the DSP and memory to a system bus, and a direct memory access (DMA) element for transferring data between the local memory and the system bus. The local memory has an emulation region for emulating a set of named registers the CPU may read from and write into according to the command interface, and a communication region for transmitting messages between the CPU and the DSP. The emulation region is indicated by a base register and a set of offset values, and has a dynamically allocated set of registers for emulating the set of named registers the CPU may read from and write into.
|
1. A method for emulating a sound board, the method comprising the steps of:
receiving a command from a device; performing a write operation into an addressable space within a write communication area when said command indicates that data should be written into a designated register, said step of performing a write operation further including a step of mapping said designated register to said addressable space within said write communication area; performing a read operation from an addressable space within a read communication area when said command indicates that data should be read from a designated register, said step of performing a read operation further including a step of mapping said designated register to said addressable space within said read communication area; and writing a data word which contains information corresponding to said command into an addressable space within said write communication area and signaling a digital signal processor when said command indicates that said digital signal processor should be interrupted, said digital signal processor responsive to said signal by using said data word to determine which operation to perform, said digital signal processor writing a result of said operation into an addressable space within said read communication area.
20. A method for emulating a sound board, the method comprising the steps of:
receiving a command from a device; performing a write operation into an addressable space within a write communication area when said command indicates that data should be written into a designated register, said step of performing a write operation further including a step of mapping said designated register with said space within said write communication area; performing a read operation from an addressable space within a read communication area when said command indicates that data should be read from a designated register, said step of performing a read operation further including a step of mapping said designated register with said space within said read communication area; writing a data word which contains information corresponding to said command into an addressable space within said write communication area and signaling a digital signal processor when said command indicates that said digital signal processor should be interrupted, said digital signal processor responsive to said signal by using said data word to determine which operation to perform, said digital signal processor writing a result of said operation into an addressable space within said read communication area; synchronizing the presentation of data to said device from more than one source by providing a zeroth read area and a first read area within said read communication area, said zeroth read area for presenting data to said device from a first stream of execution, and said first read area for presenting data to said device from a second stream of execution.
2. The method of
3. The method of
4. The method of
5. The method of
6. The method of
7. The method of
forming a zeroth read area and a first read area within said read communication area; and presenting data to a device by presenting data from said zeroth read communication area, while said digital signal processor is also presenting data to said device from said first read communication area.
8. The method of
forming a zeroth read area and a first read area within said read communication area; and presenting data to a device by presenting data from said first read communication area, while said digital signal processor is also presenting data to said device from said zeroth read communication area.
9. The method of
10. The method of
11. The method of
12. The method of
13. The method of
14. The method of
15. The method of
16. The method of
17. The method of
18. The method of
19. The method of
providing an internal memory store and DMA device; coupling a system bus to said DMA device; and coupling an external memory store to said system bus.
|
|||||||||||||||||||||||||||||||||||||
This is a continuation of patent application Ser. No. 08/219,841, filed Mar. 30, 1994, now U.S. Pat. No. 5,598,576.
1. Field of the Invention
This invention relates to sound board emulation using a digital signal processor.
2. Description of Related Art
There has been a great deal of market demand for audio and video output from computer systems, particularly in the case of personal computer systems known as "PC"s. This has led to the availability of hardware devices for producing audio output in response to commands from a central processing unit (CPU). Such a device may be commonly integrated into a computer system by implementing it on an add-in board, and by coupling the add-in board to a system bus, such as the industry-standard architecture (ISA) or extended ISA (EISA) bus. When coupled to the system bus, the board may be commanded by the CPU, under control of software for producing and playing audio output.
One product for producing audio output is the "Sound Blaster" product, available from Creative Technology, Inc., of Milpitas, Calif. This product, and the interface by which the CPU may command it, has become popular with some segments of the personal computer industry, and its command interface is also commonly used by other devices.
It is desirable for makers of audio-output boards to have the same command interface. Makers of hardware and software for personal computer systems may rely, and will certainly prefer, that any audio-output board have the same command interface. Designer may also wish to avoid multiple versions of a product (designed for compatibility with more than one product's command interface), and may therefore provide a product which uses only one command interface.
One aspect of this common command interface is that it specifies certain named registers that the CPU may access on the audio-output board, either to read values from or to write values into. While this may be an acceptable way for the CPU to command the audio-output board, it is desirable that an audio-output board does not require actual physical registers to implement this aspect of the command interface. For example, an implementation in which these registers are simulated by other physical means may be less expensive, faster, or more easily upgraded.
It is also desirable that an audio-output board does not require an implementation using dedicated hardware for the functions it provides, and may instead be implemented using a digital signal processor (DSP) operating under software control. However, the common command interface described above generally requires that the audio-output board must be immediately responsive to commands from the CPU. This generally requires that the DSP must spend its time watching and waiting for, and responding to, the CPU, and that its additional computing power is therefore wasted.
Accordingly, it is an object of this invention to provide an improved audio-output device.
The invention provides an improved audio-output device that may be coupled to a computer system, in which a DSP operating under software control may emulate a common command interface. The command interface may comprise a set of registers that are made available to the CPU for reading and writing, even if there are no such physical registers available in the device. The DSP may also perform tasks in addition to audio-output, even though the audio-output device may be required to respond immediately to commands from the CPU.
In a preferred embodiment, the audio-output device may comprise a DSP for interpreting and executing commands received from the CPU, a local memory for storing data input to or output from the DSP, a bus-interface (BIF) element for coupling the DSP and memory to a system bus, and a direct memory access (DMA) element for transferring data between the local memory and the system bus. The local memory may comprise an emulation region for emulating a set of named registers the CPU may read from and write into according to the command interface, and a communication region for transmitting messages between the CPU and the DSP.
In a preferred embodiment, the emulation region may be indicated by a base register and a set of offset values, and may comprise a dynamically allocated set of registers for emulating the set of named registers the CPU may read from and write into. The communication region may comprise a set of registers for the BIF to indicate that a message has been received from the CPU for the DSP or is available for the CPU from the DSP. The local memory may also comprise a DMA transfer buffer for transferring data between the local memory and another memory coupled to the system bus.
FIG. 1 shows a block diagram of a computer system including an emulation board.
FIG. 2 shows a block diagram of an emulation board using a digital signal processor.
FIG. 3 shows a block diagram of a data word for communication between the BIF 201 and the DSP 202.
The invention may be understood in conjunction with a specification for the "Sound Blaster" device command interface, available from Creative Technology, Inc., as a document titled "The Developer Kit for Sound Blaster Series--User's Guide", hereby incorporated by reference as if fully set forth herein. However, those skilled in the art would recognize, after perusal of this application, that other command interfaces would be workable, and are within the scope and spirit of the invention.
FIG. 1 shows a block diagram of a computer system including an emulation board.
A computer system 101 may comprise a processor 102, memory 103, and mass storage 104, all coupled to a system bus 105. For example, in a preferred embodiment, the computer system 101 may comprise an IBM compatible PC, having an Intel 386 processor operating at 25 MHz or better, with at least 2 MB of RAM and at least 2 MB of space free on a magnetic disk drive mass storage unit, and having an ISA or EISA bus. Such systems are known in the art.
Those skilled in the art would readily understand, after perusal of this application, that the methods and techniques described for operation on a processor or computer system would be readily implemented on such a digital computer system without undue experimentation. Accordingly, detailed description of computer programming techniques or methods of implementation are not set forth herein, except where such techniques or methods are specific to the invention.
In a preferred embodiment, an audio-output device 106 may be implemented using an add-in board, such as a printed circuit board having a set of semiconductor circuits integrated onto a set of semiconductor "chips", with such chips coupled to each other or to a power source using printed circuits or other known wiring techniques. Such add-in boards are known in the art; indeed, many computer systems manufactured today include a plurality of receiving slots for coupling such add-in boards to the computer system and to the computer system bus.
In a preferred embodiment, the audio-output device 106 may be coupled to the system bus 105 using known methods for coupling an add-in board to a system bus, such as the ISA or EISA specification for a device to bus coupling. The processor 102 may communicate with the audio-output device 106 by means of the bus 105; communication techniques therefor are known in the art. Alternatively, the processor 102 may communicate with the audio-output device 106 by means of reading from and writing to the memory 103; this is described in further detail herein.
In a preferred embodiment, when a software program, stored in memory 103 or in mass storage 104 and controlling the processor 102, desires to use the capabilities of the audio-output device 106, it may cause the processor 102 to generate a command to the audio-output device 106 in a format required by the command interface. In a preferred embodiment, the command interface may follow the common command interface disclosed herein by reference. The audio-output device 106 may respond to the command, such as by generating a designated sound sequence or by altering its (virtual) internal state, again as prescribed by the common command interface disclosed herein by reference.
FIG. 2 shows a block diagram of an emulation board using a digital signal processor.
An audio-output device 106 may comprise a bus interface (BIF) element 201 coupled to the system bus 105, a digital signal processor (DSP) 202 coupled to the bus interface element 201, an internal address bus 203 coupled to the bus interface element 201 and to the DSP 202, an internal data bus 204, and an internal memory 205 coupled to the address bus 203. In a preferred embodiment, the internal memory 205 may comprise an internal program memory 206 and an internal data memory 207.
In a preferred embodiment, the internal memory 205 may comprise static random access memory (SRAM). However, those skilled in the art would recognize, after perusal of this application, that other types of memory would be workable, and are within the scope and spirit of the invention. Such other types of memory could comprise, for example, read only memory (ROM) or nonvolatile memory (NOVRAM) for the internal program memory 206, and could comprise, for example, dynamic RAM (DRAM) or video RAM (VRAM) for the internal data memory 207. A cache could also be coupled to the internal memory 205 (or to just the internal program memory 206 or the internal data memory 207), although in a preferred embodiment, a cache is not considered necessary.
The internal data memory 207 may comprise a set of addressable registers 208, so that when an address is presented to the internal memory 205 on the internal address bus 203, the internal data memory 207 may refer to one of the addressable registers 208, i.e., to read from or write into the named addressable register 208. In a preferred embodiment, the addressable registers 208 may comprise 16 bits each.
A subset of the internal data memory 207 may comprise a write communication area 209. The write communication area 209 may be designated by a base address register 210 (comprising a base address) for indicating a minimum address and an offset for indicating a maximum offset from the minimum address, both in the set of addressable registers 208 in the internal data memory 207. In a preferred embodiment, the minimum address and maximum offset are set so that 32 addressable registers 208 from <base address+0> to <base address+31> may comprise the write communication area 209.
Similarly, a subset of the internal data memory 207 may comprise a zeroth and a first read communication area 211 and 212 respectively. The zeroth and the first read communication areas 211 and 212 may each be designated by the base address register 210 for indicating a minimum address and an offset for indicating a maximum offset from the minimum address. In a preferred embodiment, the minimum address and maximum offset are set so that 16 addressable registers 208 from <base address+32> to <base address +47> may comprise the zeroth read communication area 211, and 16 addressable registers 208 from <base address+48> to <base address+63> may comprise the first read communication area 212.
Similarly, a subset of the internal data memory 207 may comprise a DMA data transfer buffer 213. The DMA data transfer buffer 213 may be designated by the base address register 210 for indicating a minimum address and an offset for indicating a maximum offset from the minimum address. In a preferred embodiment, the minimum address and maximum offset are set so that 64 addressable registers 208 from <base address+64> to <base address +127> may comprise the DMA data transfer buffer 213.
In a preferred embodiment a single base address register 210 is used to indicate a minimum address for the write communication area 209, for the zeroth and first read communication areas 211 and 212, and for the DMA data transfer buffer 213. However, it would be clear to those skilled in the art after perusal of this application that a plurality of base address registers 210 could be used as well, and that this is within the scope and spirit of the invention.
In a preferred embodiment, the BIF 201 may receive a command from the processor 102 by means of the system bus 105. Communication by means of a system bus is known in the art. The BIF 201 may then decode the command to determine whether (1) data should be written into the internal data memory 207, (2) data should be read from the internal data memory 207 and presented to the processor 102, (3) the DSP 202 should be interrupted. In a preferred embodiment, a command from the processor 102 may require one or more of these actions.
In case (1), data should be written into the internal data memory 207, the BIF 201 may determine whether the data is available from the command itself. For example, the command may instruct the audio-output device 106 to put a designated value into a designated register, and may designate that value in the body of the command itself. If so, the BIF 201 maps the designated register into an addressable register 208 in the write communication area 209, and writes the data from the command directly into the mapped addressable register 208.
Alternatively, the BIF 201 may determine that the data is not available from the command, and must be retrieved from the system memory 103. For example, the command may instruct the audio-output device 106 to move data from the system memory 103 into a designated register. If so, the BIF 201 causes a DMA device 107 (FIG. 1) to read the data from the system memory 103 by means of the system bus 105 and to write the data into the DMA data transfer buffer 213 by means of the internal data bus 204. The DMA device 107 may signal the BIF 201 when the data transfer is complete, whereupon the BIF 201 may proceed as in the case where the data was available from the command itself.
In case (2), data should be read from the internal data memory 207, the BIF 201 may determine which addressable register 208 in the internal data memory 207 is to be read from. Generally, the command may designate a particular register for the audio-output device 106. The BIF 201 may map the designated register is into a designated addressable register 208 in the zeroth or first read communication areas 211 or 212. The BIF 201 may read the data from the mapped designated addressable register 208 and may transfer the data to the processor 102 by means of the system bus 105.
In case (3), the DSP 202 should be interrupted, the BIF 201 may write information about the command into a designated addressable register 208 in the write communication area 209 and may signal the DSP 202 that an operation should be performed. The BIF 201 may indicate what operation is specified by the command, and what data is to be operated upon. In a preferred embodiment, the BIF 201 may signal the DSP 202 by setting a bit in a designated addressable register 208 in the write communication area 209 for the DSP 202 to see.
The DSP 202 may respond to the interrupt by reading the designated addressable register 208 in the write communication area 209, performing the designated operation, and writing the answers into a designated addressable register 208 in the zeroth or first read communication area 211 or 212. The DSP 202 may then signal the BIF 201 that the operation is complete. In a preferred embodiment, the DSP may signal the BIF 201 by setting a bit in a designated addressable register 208 in the zeroth or first read communication area 211 or 212 for the BIF 201 to see.
The zeroth and first read communication areas 211 and 212 may be used so the BIF 201 may read data for presentation to the processor 102 at the same time the DSP 202 is performing an operation and writing output data, also for presentation to the processor 102. However, it will be clear to those skilled in the art that other methods of parallel operation by the BIF 201 and the DSP 202, and other methods of synchronization of the two, would be workable, and are within the scope and spirit of the invention.
FIG. 3 shows a block diagram of a data word for communication between the BIF 201 and the DSP 202.
In a preferred embodiment, the BIF 201 may comprise the Piccolo product, available from Sigma Designs Corporation of Fremont, Calif., and the DSP 202 may comprise an AD2105 chip, available from Analog Devices of Norwood, Mass. However, those skilled in the art would recognize, after perusal of this application, that other implementations of the BIF 201 or the DSP 202 would be workable, and are within the scope and spirit of the invention. For example, the BIF 201 may comprise any processor device having the functions specified herein, and may therefore comprise a processor chip, an ASIC, an FPGA, or other suitable hardware. For example, the DSP 202 may comprise any processor device having the functions specified herein, and may therefore comprise a processor chip, an ASIC, an FPGA, or other suitable hardware. The BIF 201 and DSP 202 may even be combined into a single device, so long as two streams of executioin may operate separately to perform the two sets of functions specified herein.
A data word 301 for communication between the BIF 201 and the DSP 202 may be held in an addressable register 208 in the internal data memory 207. In a preferred embodiment, this addressable register 208 may be located in the write communicaiton area 209. The data word 301 may comprise a REQ bit 302 for indicating whether a command has been received from the processor 102, a R/W bit 303 for indicating whether the command is a read command or a write command, an ADID field 304 for indicating which one of a plurality of audio-output registers are to be emulated, an address field 305 for indicating which one of a plurality of emulated registers is designated by the command, and a data field 306 for indicating data communicated by the command.
In a preferred embodiment, two sets of audio-output registers may be emulated, to emulate two separate channels of operation for the audio-output device 106.
In a preferred embodiment, the BIF 201 may set the REQ bit 302 to indicate that the data field 306 comprises valid data. The DSP 202 may clear the REQ bit 302 to indicate that it has read or processed that data, and by implication, that the BIF 201 may overwrite the data field 306.
In a preferred embodiment, the BIF 201 may set the R/W bit 303 to indicate that a write command has been designated by the processor 102, or may clear the R/W bit 303 to indicate that a read command has been designated.
In a preferred embodiment, the BIF 201 may set the ADID field 304 to indicate which one of a plurality of audio-output registers are to be emulated. In a preferred embodiment, the ADID field 304 may comprise a single bit, and there may be two sets of audio-output registers to be emulated.
In a preferred embodiment, the BIF 201 may set the address field 305 to indicate which one of a plurality of emulated registers is designated by the command. In a preferred embodiment, the address field 305 may comprise five bits and there may be a set of 32 emulated registers in each set.
In a preferred embodiment, the BIF 201 may set the data field 306 to indicate data communicated by the command, and the DSP 202 may read the data field 306 as part of processing the command. In a preferred embodiment, the data field 306 may comprise eight bits.
While preferred embodiments are disclosed herein, many variations are possible which remain within the concept and scope of the invention, and these variations would become clear to one of ordinary skill in the art after perusal of the specification, drawings and claims herein.
Nguyen, Julien T., Hsu, Mark, Le Cornec, Yann
| Patent | Priority | Assignee | Title |
| 6412024, | Aug 17 1998 | Sigma Designs, Inc. | Sound board emulation using digital signal processor |
| 7054851, | Jun 25 2001 | CERNER INNOVATION, INC | Communication data format for use in data storage and retrieval |
| 8150482, | Jan 08 2008 | Qualcomm Incorporated | Mobile computing device with moveable housing segments |
| 8200298, | Jan 08 2008 | Qualcomm Incorporated | Keypad housing configuration for a mobile computing device |
| 8233948, | Dec 11 2007 | Qualcomm Incorporated | Slider assembly for a housing of a mobile computing device |
| Patent | Priority | Assignee | Title |
| 3846762, | |||
| 3908080, | |||
| 3947826, | Dec 03 1973 | Hughes Aircraft Company | Scan convertor |
| 4353057, | Jun 13 1978 | Thomson-CSF | System for digitizing transient signals |
| 4394650, | Feb 19 1981 | Honeywell Information Systems Inc. | Graphic and data character video display system |
| 4425581, | Apr 17 1981 | Corporation For Public Broadcasting | System for overlaying a computer generated video signal on an NTSC video signal |
| 4447873, | Sep 13 1977 | Micron Technology, Inc | Input-output buffers for a digital signal processing system |
| 4498098, | Jun 02 1982 | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | Apparatus for combining a video signal with graphics and text from a computer |
| 4523227, | Oct 28 1980 | RCA Corporation | System for synchronizing a video signal having a first frame rate to a second frame rate |
| 4528561, | Aug 11 1980 | Canon Kabushiki Kaisha | Information output device for recording information with varied resolution |
| 4580165, | Apr 12 1984 | General Electric Company | Graphic video overlay system providing stable computer graphics overlayed with video image |
| 4587633, | Nov 10 1982 | EISTREAM TECHNOLOGIES, INC | Management communication terminal system |
| 4626837, | Nov 17 1983 | WYSE TECHNOLOGY L L C | Display interface apparatus |
| 4628479, | Aug 30 1984 | Zenith Electronics Corporation | Terminal with memory write protection |
| 4675612, | Jun 21 1985 | ADVANCED MICRO DEVICES, INC , 901 THOMPSON PLACE, P O BOX 3453, SUNNYVALE, CALIFORNIA, 94088, A CORP OF DELAWARE | Apparatus for synchronization of a first signal with a second signal |
| 4680622, | Feb 11 1985 | NCR Corporation | Apparatus and method for mixing video signals for simultaneous presentation |
| 4684936, | Apr 20 1984 | International Business Machines Corporation | Displays having different resolutions for alphanumeric and graphics data |
| 4713621, | Mar 29 1984 | Fujitsu Limited | Phase synchronization circuit |
| 4757310, | Jul 01 1983 | Hitachi, Ltd. | Display controller |
| 4779210, | May 02 1984 | HITACHI ENGINEERING CO , LTD ; Hitachi, LTD | Graphic processing apparatus |
| 4811205, | Jun 25 1984 | International Business Machines Corporation | Pipeline display control apparatus with logic for blocking graphics processor accesses to shared memory during selected main processor graphics operations |
| 4814879, | Aug 07 1987 | RCA LICENSING CORPORATION, TWO INDEPENDENCE WAY, PRINCETON, NJ 08540, A CORP OF DE | Signal phase alignment circuitry |
| 4862392, | Mar 07 1986 | STAR TECHNOLOGIES, INC , A CORP OF DE | Geometry processor for graphics display system |
| 4870406, | Feb 12 1987 | International Business Machines Corporation | High resolution graphics display adapter |
| 4876600, | Jan 26 1987 | IBP Pietzsch GmbH | Method and device for representing a composite image on a screen of a screen device |
| 4891631, | Jan 11 1988 | Eastman Kodak Company | Graphics display system |
| 4905189, | Dec 18 1985 | BROOKTREE BROADBAND HOLDING, INC | System for reading and writing information |
| 4907086, | Sep 04 1987 | Texas Instruments Incorporated | Method and apparatus for overlaying a displayable image with a second image |
| 4916301, | Feb 12 1987 | International Business Machines Corporation | Graphics function controller for a high performance video display system |
| 4947257, | Oct 04 1988 | Telcordia Technologies, Inc | Raster assembly processor |
| 4947342, | Sep 13 1985 | Hitachi, Ltd.; Hitachi Engineering Co., Ltd. | Graphic processing system for displaying characters and pictures at high speed |
| 4951229, | Jul 22 1988 | International Business Machines Corporation | Apparatus and method for managing multiple images in a graphic display system |
| 4953101, | Nov 24 1987 | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | Software configurable memory architecture for data processing system having graphics capability |
| 4994912, | Feb 23 1989 | INTERNATIONAL BUSINESS MACHINES CORPORATION, A CORP OF NEW YORK | Audio video interactive display |
| 5027212, | Dec 06 1989 | VideoLogic Limited | Computer based video/graphics display system |
| 5046023, | Oct 06 1987 | Hitachi, Ltd.; Hitachi Engineering Co., Ltd. | Graphic processing system having bus connection control capable of high-speed parallel drawing processing in a frame buffer and a system memory |
| 5065346, | Dec 17 1986 | Sony Corporation | Method and apparatus for employing a buffer memory to allow low resolution video data to be simultaneously displayed in window fashion with high resolution video data |
| 5097257, | Dec 26 1989 | Apple Inc | Apparatus for providing output filtering from a frame buffer storing both video and graphics signals |
| 5099331, | Sep 04 1987 | Texas Instruments Incorporated | Apparatus for overlaying a displayed image with a second image |
| 5111292, | Feb 27 1991 | GENERAL ELECTRIC COMPANY, A CORP OF NY | Priority selection apparatus as for a video signal processor |
| 5111409, | Jul 21 1989 | SIERRA ENTERTAINMENT, INC | Authoring and use systems for sound synchronized animation |
| 5122875, | Feb 27 1991 | GENERAL ELECTRIC COMPANY, A CORP OF NY | An HDTV compression system |
| 5138307, | Apr 26 1989 | Matsushita Electric Industrial Co., Ltd. | Display device for multi moving pictures |
| 5151875, | Mar 16 1990 | LSI Logic Corporation | MOS array multiplier cell |
| 5157716, | Apr 27 1988 | Cisco Technology, Inc | Dynamic callback technique |
| 5168356, | Feb 27 1991 | General Electric Company | Apparatus for segmenting encoded video signal for transmission |
| 5185665, | Mar 06 1990 | Sony Corporation | Apparatus for generating animated video insertions |
| 5191410, | Aug 04 1987 | TVWorks, LLC | Interactive multimedia presentation and communications system |
| 5191548, | Mar 14 1990 | LSI Logic Corporation | System for compression and decompression of video data using discrete cosine transform and coding techniques |
| 5196946, | Mar 14 1990 | LSI Logic Corporation | System for compression and decompression of video data using discrete cosine transform and coding techniques |
| 5208745, | Jul 25 1988 | Electric Power Research Institute, Inc | Multimedia interface and method for computer system |
| 5218431, | Apr 26 1990 | UNITED STATES OF AMERICA, THE, AS REPRESENTED BY THE SECRETARY OF THE AIR FORCE | Raster image lossless compression and decompression with dynamic color lookup and two dimensional area encoding |
| 5218710, | Jun 19 1989 | Pioneer Electronic Corporation | Audio signal processing system having independent and distinct data buses for concurrently transferring audio signal data to provide acoustic control |
| 5220312, | Sep 29 1989 | International Business Machines Corporation; INTERNATIONAL BUSINESS MACHINE CORPORATION, ARMONK, NY 10504 A CORP OF NY | Pixel protection mechanism for mixed graphics/video display adaptors |
| 5231492, | Mar 16 1989 | Fujitsu Limited | Video and audio multiplex transmission system |
| 5243447, | Jun 19 1992 | Intel Corporation | Enhanced single frame buffer display system |
| 5253078, | Mar 14 1990 | LSI Logic Corporation | System for compression and decompression of video data using discrete cosine transform and coding techniques |
| 5270832, | Mar 14 1990 | LSI Logic Corporation | System for compression and decompression of video data using discrete cosine transform and coding techniques |
| 5276864, | Apr 24 1992 | LENOVO SINGAPORE PTE LTD | Personal computer with alternate system controller error detection |
| 5289276, | Jun 19 1992 | General Electric Company | Method and apparatus for conveying compressed video data over a noisy communication channel |
| 5291614, | Sep 03 1991 | International Business Machines Corporation | Real-time, concurrent, multifunction digital signal processor subsystem for personal computers |
| 5297231, | Mar 31 1992 | COMPAQ INFORMATION TECHNOLOGIES GROUP, L P | Digital signal processor interface for computer system |
| 5309111, | Jun 26 1992 | Thomson Consumer Electronics | Apparatus for measuring skew timing errors |
| 5309567, | Jan 24 1992 | LSI Logic Corporation | Structure and method for an asynchronous communication protocol between master and slave processors |
| 5329630, | Mar 23 1988 | 3DLabs Ltd | System and method using double-buffer preview mode |
| 5333261, | Dec 03 1985 | Texas Instruments, Incorporated | Graphics processing apparatus having instruction which operates separately on X and Y coordinates of pixel location registers |
| 5341318, | Mar 14 1990 | LSI Logic Corporation | System for compression and decompression of video data using discrete cosine transform and coding techniques |
| 5371861, | Sep 15 1992 | LENOVO SINGAPORE PTE LTD | Personal computer with small computer system interface (SCSI) data flow storage controller capable of storing and processing multiple command descriptions ("threads") |
| 5379356, | Mar 15 1991 | LSI Logic Corporation | Decompression processor for video applications |
| 5392239, | May 06 1993 | SAMSUNG ELECTRONICS CO , LTD | Burst-mode DRAM |
| 5397853, | Dec 18 1989 | Casio Computer Co., Ltd. | Apparatus and method for performing auto-playing in synchronism with reproduction of audio data and/or image data |
| 5402147, | Oct 30 1992 | International Business Machines Corporation | Integrated single frame buffer memory for storing graphics and video data |
| 5406306, | Feb 05 1993 | THE BANK OF NEW YORK TRUST COMPANY, N A | System for, and method of displaying information from a graphics memory and a video memory on a display monitor |
| 5416749, | Dec 10 1993 | S3 GRAPHICS CO , LTD | Data retrieval from sequential-access memory device |
| 5426756, | Aug 11 1992 | Altera Corporation | Memory controller and method determining empty/full status of a FIFO memory using gray code counters |
| 5434913, | Nov 24 1993 | Intel Corporation | Audio subsystem for computer-based conferencing system |
| 5446501, | Oct 22 1992 | TOMAS RECORDINGS LLC | Three-dimensional median and recursive filtering apparatus and method for video image enhancement |
| 5450542, | Nov 30 1993 | FUTURE LINK SYSTEMS | Bus interface with graphics and system paths for an integrated memory system |
| 5450544, | Jun 19 1992 | Intel Corporation | Method and apparatus for data buffering and queue management of digital motion video signals |
| 5471576, | Nov 16 1992 | International Business Machines Corp | Audio/video synchronization for application programs |
| 5513374, | Sep 27 1993 | GTE Internetworking Incorporated | On-chip interface and DMA controller with interrupt functions for digital signal processor |
| 5598576, | Mar 30 1994 | Sigma Designs, Incorporated; SIGMA DESIGNS, ICNORPORATED | Audio output device having digital signal processor for responding to commands issued by processor by emulating designated functions according to common command interface |
| 5638530, | Apr 20 1993 | Texas Instruments Incorporated | Direct memory access scheme using memory with an integrated processor having communication with external devices |
| EP384257, | |||
| EP384419, | |||
| JP1175374, |
| Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
| Jan 22 1997 | Sigma Designs, Inc. | (assignment on the face of the patent) | / | |||
| Oct 26 1998 | SIGMA DESIGNS, INC | Silicon Valley Bank | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 009693 | /0387 |
| Date | Maintenance Fee Events |
| Jan 24 2002 | M283: Payment of Maintenance Fee, 4th Yr, Small Entity. |
| Jun 06 2002 | STOL: Pat Hldr no Longer Claims Small Ent Stat |
| Feb 17 2006 | M2552: Payment of Maintenance Fee, 8th Yr, Small Entity. |
| Feb 24 2006 | ASPN: Payor Number Assigned. |
| May 03 2006 | LTOS: Pat Holder Claims Small Entity Status. |
| May 03 2006 | R1552: Refund - Payment of Maintenance Fee, 8th Year, Large Entity. |
| Feb 02 2010 | M2553: Payment of Maintenance Fee, 12th Yr, Small Entity. |
| Jun 11 2010 | M1559: Payment of Maintenance Fee under 1.28(c). |
| Jun 14 2010 | STOL: Pat Hldr no Longer Claims Small Ent Stat |
| Date | Maintenance Schedule |
| Aug 18 2001 | 4 years fee payment window open |
| Feb 18 2002 | 6 months grace period start (w surcharge) |
| Aug 18 2002 | patent expiry (for year 4) |
| Aug 18 2004 | 2 years to revive unintentionally abandoned end. (for year 4) |
| Aug 18 2005 | 8 years fee payment window open |
| Feb 18 2006 | 6 months grace period start (w surcharge) |
| Aug 18 2006 | patent expiry (for year 8) |
| Aug 18 2008 | 2 years to revive unintentionally abandoned end. (for year 8) |
| Aug 18 2009 | 12 years fee payment window open |
| Feb 18 2010 | 6 months grace period start (w surcharge) |
| Aug 18 2010 | patent expiry (for year 12) |
| Aug 18 2012 | 2 years to revive unintentionally abandoned end. (for year 12) |