A power management circuit for use with multiple processors integrated on the same chip where one or more of the processors may run at different clock speeds from the others or be stopped. Clock generation circuitry including a power management unit which provides three power management modes, namely power down mode, idle mode and standby mode, plus separate control of each microprocessor core is utilized. In power down mode, the clocks that drive the general purpose processor core, and the other processors and all peripherals are stopped and the oscillator circuit which provides the clock signals to a circuit used to generate the clock phases used by the processors and peripherals are shut off. In idle mode, only the general purpose microprocessor clock is stopped while the peripherals are running. standby mode is similar to power down mode in that the clocks that drive the general purpose microprocessor and the other processors and all peripheral clocks are stopped. However, unlike power down mode, during standby mode, the oscillator and the associated clock generation circuitry keep running so the part can wake up quickly. In providing for the separate control of the additional microprocessor cores, in addition to allowing the user to stop the additional cores when they are not needed, the additional cores are stopped when the part comes out of a reset thus preventing the additional cores from executing any program code until after the general purpose microprocessor core has completed its initialization and uploaded application program needed by other cores or processor.
|
1. A multiple microprocessor integrated circuit including power management circuitry, said power management circuitry comprising:
a power management flip-flop circuit having i) a first flip-flop which in one state generates a first initiation signal indicating initiation of a power down mode; ii) a second flip-flop which in one state generates a second initiation signal indicating initiation of a standby mode; and iii) a third flip-flop which in one state generates a third initiation signal indicating initiation of an idle mode, wherein said first, second and third initiation signals are generated to provide a controlled exit from and entry to said power down mode and iv) a power management circuit for latching and delaying said first, second and third initiation signals to generate suitable signals for use in controlling a first, a set of second and third clock signals.
7. An integrated circuit having multiple processor cores and power management circuitry wherein said multiple processor cores and said power management circuitry are integrated on one chip and further wherein one of said multiple processor cores is a main processor core and the other of said multiple processor cores are additional processor cores and said power management circuitry comprises:
power management flip-flop circuit including i) a first flip-flop which in one state generates a first initiation signal indicating initiation of a power down mode; ii) a second flip-flop which in one state generates a second initiation signal indicating initiation of a standby mode; and iii) a third flip-flop which in one state generates a third initiation signal indicating initiation of an idle mode, wherein said first, second and third initiation signals are generated to provide a controlled exit from and entry to said power down mode and iv) power management circuit for latching and delaying said first, second and third initiation signals to generate suitable signals for use in controlling a first, a set of second and third clock signals.
2. The integrated circuit defined by
a) a clock unit, b) a general purpose microprocessor coupled to said clock unit which receives said first clock signals from said clock unit, c) at least one additional microprocessor coupled to said clock unit, each of which receives one of said set of second clock signals from said clock unit, d) a set of peripherals coupled to said clock unit which receives said third clock signals from said clock unit, wherein said general purpose microprocessor, said power management circuitry means and said at least one additional microprocessor are integrated on one chip.
3. The integrated circuit defined by
a power management register coupled to said power management flip-flop circuit for indicating whether said integrated circuit is to be in a selected one of said power down mode, said standby mode and said idle mode and whether each of said at least one additional microprocessors is to be halted.
4. The integrated circuit defined by
5. The integrated circuit defined by
a) a first input coupled to said power management register for receiving from said power management register a first entry signal indicating said power down mode is to be entered and generating first and second signals indicating the initiation of said power down mode; b) a second input coupled to said power management register for receiving from said power management register a second entry signal indicating said standby mode is to be entered and generating a third signal indicating the initiation of said standby mode; c) a third input coupled to said power management register for receiving from said power management register a third entry signal indicating said idle mode is to be entered and generating a fourth signal indicating the initiation of said idle mode.
6. The integrated circuit defined by
a) first latch set means for receiving said first signal and said second signal and generating a power down mode signal indicating entry into said power down mode and a clock enable signal for enabling and disabling a clock in said clock unit and an oscillator enable signal for enabling and disabling an oscillator in said clock unit; b) second latch set means for receiving said third signal and generating a standby mode signal indicating that said standby mode has been entered; c) third latch set means for receiving said fourth signal and generating an idle mode signal indicating that said idle mode has been entered.
8. The integrated circuit defined by
a power management register coupled to said power management flip-flop circuit for indicating whether said integrated circuit is to be in a selected one of said power down mode, said standby mode and said idle mode and whether each of said additional microprocessors is to be halted.
9. The integrated circuit defined by
10. The integrated circuit defined by
a) a first input coupled to said power management register for receiving from said power management register a first entry signal indicating said power down mode is to be entered and generating first and second signals indicating the initiation of said power down mode; b) a second input coupled to said power management register for receiving from said power management register a second entry signal indicating said standby mode is to be entered and generating a third signal indicating the initiation of said standby mode; c) a third input coupled to said power management register for receiving from said power management register a third entry signal indicating said idle mode is to be entered and generating a fourth signal indicating the initiation of said idle mode.
11. The integrated circuit defined by
a) first latch set means for receiving said first signal and said second signal and generating a power down mode signal indicating entry into said power down mode and a clock enable signal for enabling and disabling an external clock and an oscillator enable signal for enabling and disabling an external oscillator; b) second latch set means for receiving said third signal and generating a standby mode signal indicating that said standby mode has been entered; c) third latch set means for receiving said fourth signal and generating an idle mode signal indicating that said idle mode has been entered.
12. The integrated circuit defined by
13. The integrated circuit defined by
14. The integrated circuit defined by
15. The integrated circuit defined by
16. The integrated circuit defined by
17. The integrated circuit defined by
18. The integrated circuit defined by
19. The integrated circuit defined by
|
|||||||||||||||||||||||||
This is a continuation of application Ser. No. 08/588,285, filed Jan. 18, 1996, now abandoned, which is a continuation of application Ser. No. 08/174,770, filed Dec. 29, 1993, now abandoned.
Field of the Invention
The invention is directed to the field of power management techniques for multiple processors integrated on the same chip.
The present invention has application with multiple processors integrated on the same chip where one or more of the processors may run at different clock speeds from the others or be stopped. An example of a system where a multiple processor chip of this type may be employed is a general purpose communications processor which may include one or two digital signal processor (DSP) cores and a general purpose microprocessor core as well as associated peripherals such as DMA, timers, UART, arbitration logic as well as on-chip memory.
The present invention is specifically directed to clock generation circuitry including a power management unit which provides three power management modes plus separate control of each DSP core. The three power management modes are power down mode, idle mode and standby mode. In this connection, this description will be directed to a specific multiprocessor chip having a general purpose microprocessor core and two DSP cores integrated on the same die. However, the invention is not limited to the specific environment described, and changes needed to use the invention in other environments should be readily apparent to persons skilled in the art.
To enter any of the three power management modes as well as control of each DSP core, a power management register in the clock generation circuitry is used and an appropriate bit in this register needs to be set. Additionally, a HALT instruction is executed by the general purpose microprocessor if any of the three power management modes needs to be invoked.
In power down mode, the clocks that drive the general purpose processor core and the two digital signal processors and all peripherals are stopped and the oscillator circuit which provides the clock signals to a phase locked loop (PLL) or synchronous delay line (SDL) used to generate the clock phases used by the processors and peripherals are shut off. In this mode, the PLL or SDL is also turned off.
In idle mode, only the general purpose microprocessor clock is stopped while the peripherals are running. A hold/hold acknowledge (HOLD/HOLDA) protocol (as used in Intel x86 architecture) or a DMA request will temporarily take the general purpose microprocessor core out of idle mode so that the general purpose microprocessor core can process the request, after which it goes back into idle mode.
Standby mode is similar to power down mode in that the clocks that drive the general purpose microprocessor and the two digital signal processors and all peripheral clocks are stopped. However, unlike power down mode, during standby mode, the oscillator and the associated clock generation circuitry, i.e., the PLL or SDL keep running so the part can wake up quickly without having to wait through the oscillator start up period or PLL/SDL locking range. The oscillator start up period is typically on the order of 100 milliseconds which is the time it takes a crystal oscillator to reach steady state from the power down mode or from a cold reset. Even if a clock is available from any other source, it still takes approximately 1000-clock cycles for a PLL or SDL to reach lock state. Although 1000-clock cycles is typically less than 100 milliseconds, in high performance applications, even a 1000-clock cycle delay may not be acceptable. A chip reset, NMI or any other interrupt will cause the chip to exit from any of these power management modes.
In providing for the separate control of the two DSP cores, in addition to allowing the user to stop the DSP cores when they are not needed, the present invention causes the DSP cores to stop when the part comes out of a reset thus preventing the DSP cores from executing any program code until after the general purpose microprocessor core has completed its initialization and uploaded the DSP application program.
FIG. 1 is a block diagram showing the relationship between the clock unit in which the present invention is utilized and the system which utilizes the generated clocks.
FIG. 2 is an overview block diagram showing the relationship of the power management unit which forms the present invention and the other components of the clock unit.
FIG. 3 is detailed block diagram showing the relationship of the power management unit which forms the present invention and the other components of the clock unit.
FIG. 4 is a schematic diagram of a power management flip-flop circuit which may be used in the present invention.
FIG. 5 is a schematic diagram of a power management circuit which may be used in the present invention.
Referring first to FIG. 1, the present invention is used in a multiple processor integrated circuit 11 which includes a microprocessor core 13, a set of core peripherals 14 such as DMA and UART, first and said second digital signal processors 15 and 17, a clock unit 19, a pad ring 21 for inputs to and outputs from the integrated circuit and its components, RAM 22, DSP peripherals 23 such as a viterbi accelerator and ROM 24.
The present invention mainly lies in providing power management to the chip through a power management unit located in clock unit 19. FIG. 2 shows the elements of the clock unit which comprises oscillator 25 for receiving a clock input, typically from a crystal, and converting it to a clock signal which may be used to generate the various clocks needed by the various components of the chip, a synchronous delay line (SDL) 27 and a bypass clock generator and their associated register set 43 which generates from the oscillator clock signal the necessary clocks needed by the microprocessor 13, digital signal processor 15 and digital signal processor 17, arbitration logic 47 which selects the output of SDL or bypass circuit, the invented power management unit 29 and phase drivers and non-overlap logic circuit 31 which is shown for completeness, but which does not form part of the present invention.
FIG. 3 is a more detailed view of the clock unit 19. a bypass clock generator 43 receives the clock signal generated by oscillator 25 along with SDL 27. The bypass clock generator 43 and SDL 27 select and pass their outputs, which are programmed by one of the clock registers to select a required frequency multiplication, to SDL/bypass arbitration logic within phase drivers and non-overlap logic 31 which selects the clock signals from either the bypass clock generator 43 or SDL 27. The selected clock signals are then processed by phase drivers and non overlap logic 31 which actually generates phase 1 and phase 2 clocks for the two digital signal processes (DSP1 and DSP2), for the microprocessor core and its peripherals. FIG. 3 also shows the components of the invented power management unit 29, namely power management circuit 51, power management flip-flop circuit 53 and power management register 54. Also shown for completeness are edge detect 55 and bus interface 57 which provides certain signals used by power management unit 29.
Edge detect 55 processes incoming signals from the general purpose microprocessor core on both phase 1 and phase 2 of the clock signal and generates the signals DHLTQ1 (indicating that the general purpose processor has executed a HALT instruction), EIRQQ2 (internal interrupt requested), NEDMAQ1 (DMA request is pending) and EHLDAQ2 (indicating HOLD/HOLDA protocol is active) which are input to power management flip-flop circuit 53. Bus interface 57 provides read/write control signals as well as address and data signals from the general purpose microprocessor core. These signals are then input to power management register 54. When this register is accessed, the power management signals become available for selective entry to any of the power saving features provided by the present invention. The power management register 54 causes the generation of the signals CPUIDLQ1 (CPU idle mode is set), STRSTDQ1 (standby mode is set) and STRTPDQ1 (power down mode is set) which are input to power management flip-flop circuit 53. The power management register 54 also causes the generation of the signals DSP1STOPQ1 and DSP2STOPQ1 indicating which DSP is to be halted. Other inputs to power management flip-flop circuit 53 are NMIQ1 (non-maskable interrupt), NOSCOK (indicating oscillator external timer has timed out, i.e., steady state has been reached), PHOLDQ2 (indicating processor PHOLD protocol is active) and URST (external reset). The details regarding the circuitry used by edge detect 55 and bus interface 57 to generate the signals used by power management circuit 51 and power management flip-flop circuit 53 as well as power management register 54 are not needed for an understanding of the present invention, which details would depend on the particulars of the processors and peripherals involved. However, from the description provided herein with respect to the outputs generated by these blocks which are input to power management circuit 51 and power management flip-flop circuit 53 and power management register 54, a person skilled in the art should be able to implement a suitable edge detect circuit and bus interface circuit, as well as any needed changes to power management circuit 51, power management flip-flop circuit 53 and power management register 54. Table I below and its associated description specify the functionality of the power management register.
Table II is a description of the inputs to the power management flip-flop circuit shown in FIG. 4 specifying the conditions under which each is asserted (active) and deasserted (inactive).
| TABLE I |
| __________________________________________________________________________ |
| DSP2 |
| DSP2 |
| STNDBY |
| IDLE |
| PWRDN |
| STOP |
| STOP |
| MD MD MD |
| __________________________________________________________________________ |
| bit content |
| x x x x x x x x x x x 1 1 0 0 0 |
| bit number |
| 15 |
| 14 |
| 13 |
| 12 |
| 11 |
| 10 |
| 9 8 7 6 5 4 3 2 1 0 |
| __________________________________________________________________________ |
The power management register controls the power management modes of the chip as well as the stop bits for the DSPs.
The chip can only be in one power management mode at a time (powerdown, idle, or standby mode); thus no more than one of the three lower bits is set at any given time. If two or three of these bits are set, no power management mode is entered. To enter powerdown mode, using the described implementation, the lower three bits are set to '001. Similarly, to enter idle and standby modes, the lower three bits are set to '010 and '100 respectively. Power management modes are not actually entered until a halt instruction is executed by the general purpose microprocessor.
To stop a DSP core, a '1 is written to bit 3 (for DSP1) or to bit 4 (for DSP2). To start a DSP, a zero is written to the same bit or bits. A '0 will be written to one of these bits by an unmasked DSP interrupt.
During reset, all five bits of the power management register are cleared, allowing all modules to be clocked for initialization purposes. When reset is deasserted, bits 4 and 5 are set to '1 so that the DSP cores are stopped prior to their executing program code. The remaining bits in this register are unused and reserved for future comparability.
| TABLE II |
| ______________________________________ |
| Signal |
| (From) Active Condition |
| Inactive Condition |
| ______________________________________ |
| CPUIDLQ1 idle mode bit is set |
| idle mode bit is reset |
| (57) |
| DBRQQ2 DMA request pending |
| no DMA request is pending |
| (DMA) |
| DHLTQ1 halt instruction issued |
| no halt instruction issued |
| (55) by general purpose |
| processor |
| EIRQQ2 Pending interrupts |
| No pending interrupts |
| (55) |
| NEDMAQ1 DMA cycle in progress |
| no DMA activities |
| (55) |
| EHLDAQ2 HOLD/HOLDA protocol |
| no HOLD/HOLDA protocol |
| (55) in progress in progress |
| NMIQ1 non-maskable interrupt |
| no non-maskable interrupt |
| (pad) generated generated |
| NOSCOK Oscillator has reached |
| System reset |
| (pad) steady-state |
| PHOLDQ2 processor PHOLD |
| general purpose μprocessor |
| (pad) protocol in progress |
| is a true bus master |
| PWRDNMD see description of FIG. 5 below |
| (51) |
| STNDBYMD see description of FIG. 5 below |
| (51) |
| IDLEMD see description of FIG. 5 below |
| (51) |
| STRSTDQ1 standby mode bit is set |
| standby mode bit is reset |
| (57) |
| STRTPDQ1 power down mode bit is |
| power down mode bit is |
| (57) set reset |
| URST external user reset |
| no external user reset |
| (pad) |
| ______________________________________ |
The outputs generated by the power management flip-flop circuit which are provided to the power management circuit, namely PD1SETQ2, PD2SETQ2, STDSETQ2 and CIDLQ2 are produced by the logic circuits shown in FIG. 4 based upon the inputs described in Table I. Although it should be apparent from FIG. 4 and Table I the conditions under which each of the signals is asserted and deasserted, the following sets forth a more generalized description of these signals.
PD1SETQ2 and PD2SETQ2 are used to indicate the initiation of power down mode. That is, when flip-flop 63 toggles, PD2SETQ2 is active indicating the power down mode bit is set. To avoid glitches when entering or exiting power down mode, PD1SETQ2 and PD2SETQ2 are used in conjunction with power management circuit 51 to perform an edge detect of power down mode inputs.
STDSETQ2 is used to indicate that the standby mode bit is set. That is, when flip-flop 65 toggles, STDSETQ2 is active indicating that the standby mode bit is set.
CIDLQ2 is used to indicate that the idle mode bit is set. CIDLQ2 is asserted by ANDing together the output of flip-flops 67a and NOR gate 71, one of whose inputs is the Q output of flip-flop 67a, the other input being the outputs of NOR gates 66a and 66b which operate to produce a temporary exit from idle mode.
Referring now to FIG. 5, the PD1SETQ2, PD2SETQ2, STDSETQ2 and CIDLQ2 signals generated by the power management flip-flop circuit are input to a set of latches 81, 83 and 85 respectively, each set of latches designated in FIG. 5 as phase 1 latches and phase 2 latches. These latches together with OR gates 91, 93 and 95 coupled to latches 81, 83 and 85 respectively, constitute edge detect circuits that operate to provide a glitch free entry to and exit from power down mode.
The latch set 81 and OR gate 91 generate the signal STNDBYMD, which is passed to the pad ring to indicate that standby mode has been entered, and STNDBYQ2 which is passed to phase drivers and non-overlap logic 31 which uses this signal to inhibit the clocks to all the processors emanating from phase drivers and non-overlap logic 31.
The latch set 83 and OR gate 93 generate the signal IDLEMD, which is passed to the pad ring to inform the user that idle mode has been entered, and DCIDLQ2 which is passed to phase drivers and non-overlap logic 31 which uses this signal to inhibit the general purpose microprocessor peripheral clock to the peripherals emanating from phase drivers and non-overlap logic 31.
The latch set 85 and OR gate 95 generate the signal PWRDNMD, which is passed to the pad ring to indicate that power down mode has been entered, and PWRDNQ2 which is passed to power management flip-flop circuit 53 and phase drivers and non-overlap logic 31 which uses this signal to shut off all the clocks emanating from phase drivers and non-overlap logic 31.
Latches 111 and 113 are used to generate the signals DSP1STOPQ2 and DSPSTOPQ2 indicating which DSP core is to be halted. The provision to clear these bits asynchronously are made possible by adding the DSP interrupt pending signal (DSPINTERRUPT) which is inverted prior to the ANDing with DSP1STOPQ1 for input to latch 111 and with DSP2STOPQ1 for input to latch 113.
The details regarding how the STNDBYQ2, DCIDLQ2, PWRDNQ2, DSP1STOPQ2 and DSPSTOPQ2 signals are used by phase drivers and non-overlap logic 31 are not critical to an understanding of the present invention, but such details may be found in co-pending application Ser. No. 08/175,621 filed Dec. 29, 1993.
Latch set 85 also provides the delayed PD1SETQ2 signal to NAND gate 101 which generates the signal CLKEN. The delayed PD1SETQ2 signal and the PD2SETQ2 signal are input to NAND gate 13 which generates the signal OSCEN. The signal CLKEN, when asserted, enables SDL 27. The signal OSCEN, when asserted, enables oscillator 25.
| Patent | Priority | Assignee | Title |
| 10126793, | Dec 22 2010 | Via Technologies, INC | Method of managing power consumption within a multi-core microprocessor utilizing an inter-core state discovery process to identify a least power-conserving target core state of all of the cores that share the resource |
| 10175732, | Dec 22 2010 | Via Technologies, INC | Domain-differentiated power state coordination system |
| 10409347, | Dec 22 2010 | LENGJER METAL & PLASTIC CO ,LTD | Domain-differentiated power state coordination system |
| 10447461, | Dec 01 2015 | Infineon Technologies Austria AG | Accessing data via different clocks |
| 6240521, | Sep 10 1998 | International Business Machines Corp. | Sleep mode transition between processors sharing an instruction set and an address space |
| 6260151, | Mar 14 1997 | Kabushiki Kaisha Toshiba | Computer system capable of controlling the power supplied to specific modules |
| 6487675, | Nov 13 1996 | Intel Corporation | Processor having execution core sections operating at different clock rates |
| 6510525, | Apr 26 1999 | Nvidia Corporation | Method and apparatus to power up an integrated device from a low power state |
| 6792529, | Apr 11 2000 | Microsoft Technology Licensing, LLC | Common feature mode for microprocessors in a multiple microprocessor system |
| 6857065, | Jul 05 2001 | International Business Machines Corporation | System and method for system initializating a data processing system by selecting parameters from one of a user-defined input, a serial non-volatile memory and a parallel non-volatile memory |
| 7032117, | Dec 20 2001 | Nokia Technologies Oy | Dynamic power control in integrated circuits |
| 7076672, | Oct 14 2002 | Sony Corporation of America | Method and apparatus for performance effective power throttling |
| 7096373, | Dec 09 2000 | LG Electronics Inc. | System and method for optimizing clock speed generation in a computer |
| 7100012, | Nov 13 1996 | Intel Corporation | Processor and data cache with data storage unit and tag hit/miss logic operated at a first and second clock frequencies |
| 7113294, | Jun 07 2001 | Canon Kabushiki Kaisha | Ink jet recording apparatus and controlling method with selective clock signal supply |
| 7146519, | Aug 22 2003 | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | Bus clock frequency management based on device bandwidth characteristics |
| 7206960, | Aug 22 2003 | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | Bus clock frequency management based on device load |
| 7237128, | Oct 14 2002 | Sony Corporation of America | Method and apparatus to dynamically change an operating frequency and operating voltage of an electronic device |
| 7249247, | Apr 11 2000 | Microsoft Technology Licensing, LLC | Common feature mode for microprocessors in a multiple microprocessor system |
| 7325050, | Sep 19 2001 | Dell Products L.P. | System and method for strategic power reduction in a computer system |
| 7337333, | Sep 19 2001 | Dell Products L.P. | System and method for strategic power supply sequencing in a computer system with multiple processing resources and multiple power supplies |
| 7401240, | Jun 03 2004 | Microsoft Technology Licensing, LLC | Method for dynamically managing power in microprocessor chips according to present processing demands |
| 7451333, | Sep 03 2004 | INTERDIGITAL CE PATENT HOLDINGS, SAS | Coordinating idle state transitions in multi-core processors |
| 7636863, | Jan 13 2004 | LG Electronics Inc. | Apparatus for controlling power of processor having a plurality of cores and control method of the same |
| 7647519, | Jun 03 2004 | Microsoft Technology Licensing, LLC | System and computer program product for dynamically managing power in microprocessor chips according to present processing demands |
| 7656235, | Jun 29 2006 | MEDIATEK INC. | Communication system and oscillation signal provision method |
| 7664970, | Dec 30 2005 | TAHOE RESEARCH, LTD | Method and apparatus for a zero voltage processor sleep state |
| 7685439, | May 14 2002 | FUTURE LINK SYSTEMS | Method for effecting the controlled shutdown of data processing units |
| 7689839, | Dec 31 2004 | TELEFONAKTIEBOLAGET L M ERICSSON PUBL | Dynamic power management in system on chips (SOC) |
| 7694080, | Dec 29 2004 | TAHOE RESEARCH, LTD | Method and apparatus for providing a low power mode for a processor while maintaining snoop throughput |
| 7826304, | Jan 13 2006 | Hynix Semiconductor Inc. | Simplified power-down mode control circuit utilizing active mode operation control signals |
| 7895455, | Jun 25 2007 | VALTRUS INNOVATIONS LIMITED | Dynamic converter control for efficient operation |
| 7902926, | Jun 29 2006 | MEDIATEK INC. | Communication system and oscillation signal provision method |
| 7953993, | Dec 30 2005 | TAHOE RESEARCH, LTD | Method and apparatus for a zero voltage processor sleep state |
| 7966511, | Jul 27 2004 | TAHOE RESEARCH, LTD | Power management coordination in multi-core processors |
| 7971030, | Aug 07 2002 | MMAGIX TECHNOLOGY LIMITED | Method for using multiple processing resources which share multiple co-processor resources |
| 8095813, | Mar 22 2004 | Integrated Device Technology, inc | Integrated circuit systems having processor-controlled clock signal generators therein that support efficient power management |
| 8127112, | Feb 14 2001 | Rambus Inc. | SIMD array operable to process different respective packet protocols simultaneously while executing a single common instruction stream |
| 8200686, | Feb 14 2001 | Rambus Inc | Lookup engine |
| 8271809, | Apr 15 2009 | International Business Machines Corporation | On-chip power proxy based architecture |
| 8504808, | Aug 07 2002 | MMAGIX TECHNOLOGY LIMITED | Cache memory apparatus having internal ALU |
| 8650413, | Apr 15 2009 | International Business Machines Corporation | On-chip power proxy based architecture |
| 8707062, | Dec 30 2005 | TAHOE RESEARCH, LTD | Method and apparatus for powered off processor core mode |
| 8707066, | Dec 30 2005 | TAHOE RESEARCH, LTD | Method and apparatus for a zero voltage processor sleep state |
| 8726048, | Jul 27 2004 | TAHOE RESEARCH, LTD | Power management coordination in multi-core processors |
| 8762923, | May 07 2003 | Mosaid Technologies Incorporated | Power managers for an integrated circuit |
| 8782451, | Dec 22 2010 | Via Technologies, INC | Power state synchronization in a multi-core processor |
| 8782590, | May 07 2003 | Mosaid Technologies Incorporated | Power managers for an integrated circuit |
| 8930676, | Dec 22 2010 | Via Technologies, INC | Master core discovering enabled cores in microprocessor comprising plural multi-core dies |
| 8972707, | Dec 22 2010 | Via Technologies, INC | Multi-core processor with core selectively disabled by kill instruction of system software and resettable only via external pin |
| 9009512, | Dec 22 2010 | Via Technologies, INC | Power state synchronization in a multi-core processor |
| 9081575, | Dec 30 2005 | TAHOE RESEARCH, LTD | Method and apparatus for a zero voltage processor sleep state |
| 9099549, | Dec 22 2010 | VIA Technologies, Inc.; Via Technologies, INC | Multi-core dies produced by reticle set modification |
| 9141180, | Dec 30 2005 | TAHOE RESEARCH, LTD | Method and apparatus for a zero voltage processor sleep state |
| 9223389, | Dec 30 2005 | TAHOE RESEARCH, LTD | Method and apparatus for a zero voltage processor |
| 9223390, | Dec 30 2005 | TAHOE RESEARCH, LTD | Method and apparatus for a zero voltage processor |
| 9235258, | Dec 30 2005 | TAHOE RESEARCH, LTD | Method and apparatus for a zero voltage processor |
| 9274969, | Aug 07 2002 | MMAGIX TECHNOLOGY LIMITED | Cache memory apparatus |
| 9298212, | Dec 22 2010 | Via Technologies, INC | Distributed management of a shared clock source to a multi-core microprocessor |
| 9367497, | Dec 22 2010 | VIA Technologies, Inc. | Reconfigurably designating master core for conditional output on sideband communication wires distinct from system bus |
| 9395799, | Aug 09 2012 | Nvidia Corporation | Power management techniques for USB interfaces |
| 9460038, | Dec 22 2010 | Via Technologies, INC | Multi-core microprocessor internal bypass bus |
| 9552053, | Sep 19 2001 | Dell Products L.P. | Methods for power management in a computer system with multiple processing resources and multiple power supplies |
| 9760150, | Nov 27 2012 | Nvidia Corporation | Low-power states for a computer system with integrated baseband |
| 9829945, | Dec 22 2010 | Via Technologies, INC | Power management synchronization messaging system |
| 9841807, | Dec 30 2005 | TAHOE RESEARCH, LTD | Method and apparatus for a zero voltage processor sleep state |
| 9870044, | Dec 30 2005 | TAHOE RESEARCH, LTD | Method and apparatus for a zero voltage processor sleep state |
| RE42293, | Dec 09 2000 | LG Electronics Inc. | System and method for optimizing clock speed generation in a computer |
| RE44494, | Nov 13 1996 | Intel Corporation | Processor having execution core sections operating at different clock rates |
| RE45487, | Nov 13 1996 | Intel Corporation | Processor having execution core sections operating at different clock rates |
| Patent | Priority | Assignee | Title |
| 4368514, | Apr 25 1980 | ASCOM USA INC ; ASCOM TIMEPLEX, INC ; ASCOM ENTERPRISE NETWORKS, INC | Multi-processor system |
| 4611289, | Sep 29 1983 | Computer power management system | |
| 4709344, | Oct 02 1985 | Motorola, Inc. | Programmable multifrequency digital tone receiver |
| 5025387, | Sep 06 1988 | Freescale Semiconductor, Inc | Power saving arrangement for a clocked digital circuit |
| 5086387, | Jan 17 1986 | International Business Machines Corporation | Multi-frequency clock generation with low state coincidence upon latching |
| 5167024, | Sep 08 1989 | Apple Inc | Power management for a laptop computer with slow and sleep modes |
| 5230046, | Oct 08 1988 | NEC Corporation | System for independently controlling supply of a clock signal to a selected group of the arithmetic processors connected in series |
| 5274797, | May 30 1986 | SUNDSTRAND DATA CONTROL, INC | Multiprocessor system with centralized initialization, testing and monitoring of the system and providing centralized timing |
| 5345392, | Jan 25 1991 | LENOVO SINGAPORE PTE LTD | Battery charge monitor for a personal computer |
| 5349668, | Apr 15 1992 | LENOVO SINGAPORE PTE LTD | Battery operated computer having improved battery monitor and cell reversal protection circuit |
| 5361364, | Nov 22 1990 | EMERGENCE MEMORY SOLUTIONS LLC | Peripheral equipment control device |
| 5388265, | Mar 06 1992 | Intel Corporation | Method and apparatus for placing an integrated circuit chip in a reduced power consumption state |
| 5390350, | Apr 22 1991 | RPX Corporation | Integrated circuit chip core logic system controller with power saving features for a microcomputer system |
| 5396635, | Jun 01 1990 | ST CLAIR INTELLECTUAL PROPERTY CONSULTANTS, INC | Power conservation apparatus having multiple power reduction levels dependent upon the activity of the computer system |
| Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
| Nov 10 1997 | Intel Corporation | (assignment on the face of the patent) | / |
| Date | Maintenance Fee Events |
| Sep 30 2002 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
| Sep 15 2005 | ASPN: Payor Number Assigned. |
| Dec 26 2006 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
| Jan 31 2011 | REM: Maintenance Fee Reminder Mailed. |
| Apr 14 2011 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
| Apr 14 2011 | M1556: 11.5 yr surcharge- late pmt w/in 6 mo, Large Entity. |
| Date | Maintenance Schedule |
| Jun 29 2002 | 4 years fee payment window open |
| Dec 29 2002 | 6 months grace period start (w surcharge) |
| Jun 29 2003 | patent expiry (for year 4) |
| Jun 29 2005 | 2 years to revive unintentionally abandoned end. (for year 4) |
| Jun 29 2006 | 8 years fee payment window open |
| Dec 29 2006 | 6 months grace period start (w surcharge) |
| Jun 29 2007 | patent expiry (for year 8) |
| Jun 29 2009 | 2 years to revive unintentionally abandoned end. (for year 8) |
| Jun 29 2010 | 12 years fee payment window open |
| Dec 29 2010 | 6 months grace period start (w surcharge) |
| Jun 29 2011 | patent expiry (for year 12) |
| Jun 29 2013 | 2 years to revive unintentionally abandoned end. (for year 12) |