A process for forming an intermetal dielectric, (imd), layer, comprised of an overlying silicon oxide layer, and an underlying low k dielectric layer, such as hydrogen silsesquioxane, (HSQ), has been developed. The process features the use of a series of plasma treatments, performed in a nitrogen containing ambient, used to improve the adhesion of the imd layer, to underlying materials. A first plasma treatment is performed on a thin insulator layer, prior to application of the HSQ layer. The plasma treatment roughens the top surface of the thin insulator layer, resulting in improved adhesion of the HSQ layer to the thin insulator layer. A second plasma treatment is performed to the HSQ layer, prior to deposition of the overlying, thick silicon oxide layer, allowing improve adhesion of the thick silicon oxide layer, to the underlying HSQ layer, to be achieved.

Patent
   6153512
Priority
Oct 12 1999
Filed
Oct 12 1999
Issued
Nov 28 2000
Expiry
Oct 12 2019
Assg.orig
Entity
Large
29
28
all paid
1. A method of forming an intermetal dielectric, (imd), layer, on a semiconductor substrate, comprising the steps of:
providing metal interconnect structures, overlying, and contacting, underlying conductive regions;
forming a thin insulator layer on said metal interconnect structures;
performing a first plasma treatment on said thin insulator layer;
applying a low k dielectric layer from the group consisting of one of hydrogen silsesquioxane (HSQ) and fluorinated silicon oxide (FSG) on the top surface of the plasma treated, said thin insulator layer;
performing a second plasma treatment on said low k dielectric layer; and
depositing a thick insulator layer, on the plasma treated, said low k dielectric layer, to form a composite, imd layer, comprised of underlying, said low k dielectric layer, and overlying, said thick insulator layer.
10. A method of forming an imd layer, on a semiconductor substrate, using a series of plasma treatments, in a nitrogen containing ambient, to improve the adhesion of said imd layer, to said semiconductor substrate, comprising the steps of:
providing metal interconnect structures, overlying, and contacting, underlying conductive regions;
depositing a thin silicon oxide layer, completely contouring said metal interconnect structures;
performing a first plasma treatment, in a nitrogen containing ambient, resulting in a roughened top surface for said thin silicon oxide layer;
applying a hydrogen silsesquioxane, (HSQ), layer, on the roughened top surface of said thin silicon oxide layer;
performing a second plasma treatment, in a nitrogen containing ambient, creating a roughened top surface of said HSQ layer; and
depositing a thick silicon oxide layer, on the roughened top surface of said HSQ layer, resulting in said imd layer, comprised of said thick silicon oxide layer, and said HSQ layer, overlying the roughened top surface of said thin silicon oxide layer.
2. The method of claim 1, wherein said metal interconnect structure is comprised of a metal chosen from a group that contains aluminum, tungsten, or copper.
3. The method of claim 1, wherein said thin insulator layer is a silicon oxide layer, obtained via PECVD procedures, to a thickness between about 450 to 550 Angstroms.
4. The method of claim 1, wherein said thin insulator layer is a silicon oxynitride layer, or a silicon nitride layer, obtained via PECVD or LPCVD procedures, at a thickness between about 450 to 550 Angstroms.
5. The method of claim 1, wherein said first plasma treatment is performed in a nitrogen, or a N2 O ambient, at a temperature between about 340 to 410°C, at a pressure between about 3 to 20 torr, at an R.F. power between about 100 to 250 watts, at an R.F. frequency between about 350 KHz to 13.56 MHz, and using a flow rate of nitrogen or N2 O, between about 1000 to 2000 SLM.
6. The method of claim 1, wherein said low k dielectric layer, is a hydrogen silsesquioxane, (HSQ), layer, applied via spin on procedures, to a thickness between about 3000 to 5000 Angstroms, with a dielectric constant between about 2.8 to 3∅
7. The method of claim 1, wherein said low k dielectric layer is a fluorinated silicon oxide layer, (FSG), obtained via CVD procedures to a thickness between about 4000 to 17000 Angstroms.
8. The method of claim 1, wherein said second plasma treatment is performed in a nitrogen or N2 O ambient, at a temperature between about 340 to 410°C, at a pressure between about 3 to 20 torr, at a R.F. power between about 100 to 250 watts, at a R.F. frequency between about 350 KHz to 13.56 MHz., and using a nitrogen or N2 O flow rate between about 1000 to 2000 SLM.
9. The method of claim 1, wherein said thick insulator layer is a silicon oxide layer, obtained via PECVD procedures, to a thickness between about 12000 to 19000 Angstroms, using tetraethylorthosilicate, (TEOS), as a source.
11. The method of claim 10, wherein said conductive regions are either lower level, metal interconnect structures, or active device regions, in said semiconductor substrate.
12. The method of claim 10, wherein said metal interconnect structures are comprised of a metal chosen from a group that includes aluminum, tungsten, or copper.
13. The method of claim 10, wherein said thin silicon oxide layer is obtained via PECVD procedures, at a thickness between about 450 to 550 Angstroms.
14. The method of claim 10, wherein said first plasma treatment is performed in a nitrogen or N2 O ambient, at a temperature between about 340 to 410°C, at a pressure between about 3 to 20 torr, at an R.F. power between about 100 to 250 watts, at an R.F. frequency between about 350 KHz to 13.56 MHz, and at a nitrogen or N2 O flow of between about 1000 to 2000 SLM.
15. The method of claim 10, wherein said HSQ layer is applied via a spin on procedure, to a thickness between about 3000 to 5000 Angstroms, featuring a dielectric constant between about 2.8 to 3∅
16. The method of claim 10, wherein said second plasma treatment is performed in a nitrogen or N2 O ambient, at a temperature between about 340 to 410°C, at a pressure between about 3 to 20 torr, at an R.F. power between about 100 to 250 watts, at an R.F. frequency between about 350 KHz to 13.56 MHz, and using a flow of nitrogen, or N2 O, between about 1000 to 2000 SLM.
17. The method of claim 10, wherein said thick silicon oxide layer is obtained via PECVD procedures, to a thickness between about 12000 to 19000 Angstroms, using TEOS as a source.

(1) Field of the Invention

The present invention relates to methods used to fabricate semiconductor devices, and more specifically to a method used to improve the adhesion of an intermetal dielectric, (IMD), layer, such as a hydrogen silsesquioxane, (HSG), layer, to underlying insulator layers.

(2) Description of Prior Art

To improve the performance of semiconductor chips, the RC, (resistance-capacitance), value, has to be decreased. The use of copper, for metal interconnect structures, has reduced the resistance component, of the RC value, when compared to more resistive metal interconnect structures, comprised with materials such as aluminum or tungsten. In addition, capacitance decreases have been achieved via use of low dielectric constant, (low k dielectrics), materials, such as hydrogen silsesquioxane, (HSQ), featuring a dielectric constant of about 2.9. HSQ layers are used to either replace silicon oxide layers, featuring a dielectric constant of about 3.9, or to be used as a component of a composite dielectric layer, comprised with a silicon oxide layer as one of the components of the composite dielectric layer.

One scenario for the use of HSQ layers, is the application of the HSQ layer on an underlying, thin silicon oxide layer. The thin silicon oxide layer, obtained via a plasma enhanced chemical vapor deposition, (PECVD), procedure, results in the thin, plasma enhanced silicon oxide, (PEOX), layer, directly overlying, and passivating, underlying metal interconnect structures. However after application of the HSQ layer, and the deposition of another, overlying PECVD silicon oxide layer, the adhesion of the HSQ layer, to the underlying thin, PEOX layer can be marginal, and delamination of the HSQ layer, from the underlying PEOX layer, can occur.

This invention will describe a plasma treatment procedure, applied to the thin, PEOX layer, prior to the application of an HSQ, resulting in improved adhesion of the HSQ layer to the underlying thin PEOX layer, eliminating, or reducing the delamination phenomena. The plasma process described in this invention can also be performed to the underlying, thin PEOX layer, prior to the application, or deposition, of other low k dielectric layers, such as fluorinated oxide layers, or fluorinated polyamide with dielectric constants between about 2.6 to 3.5. In addition this invention will describe a combination of plasma anneal treatments, one just described, performed prior to the application of the low k dielectric layer, and a second plasma treatment, applied to the low k dielectric layer, prior to the deposition of an overlying insulator layer. Prior art, such as Sheen et al, in U.S. Pat. No. 5,902,122, describe the use of a plasma nitrogen treatment, applied to an underlying silicon oxide layer, prior to the application of a spin on glass layer. That prior art however does not offer the combination of plasma treatments, with the first applied to an underlying silicon oxide layer, prior to the application of a low k dielectric layer, such as HSQ, and with the second plasma treatment applied to the low k dielectric layer, prior to the deposition of an overlying silicon oxide layer. This series of novel plasma treatments, improve the adhesion of, and to reduce the delamination of, the thicker, low k dielectric layer, from the underlying silicon oxide layer.

It is an object of this invention to reduce the capacitance of, and to improve the performance of, semiconductor chips, via the use of low k dielectric, passivating layers.

It is another object of this invention to perform a plasma treatment, to a thin, underlying silicon oxide layer, directly overlying metal interconnect structures, prior to the application of an overlying low k dielectric material.

It is still another object of this invention to perform a nitrogen plasma treatment, after application of, or deposition of, the low k dielectric layer, prior to the application of, or the deposition of, an insulator layer, overlying the low k dielectric layer.

In accordance with the present invention a method is described for improving the adhesion of a low k dielectric layer, to an underlying silicon oxide layer, via a series of nitrogen plasma treatment, with the first treatment applied to an the underlying silicon oxide layer, prior to the low k dielectric layer application, or deposition, and with a second nitrogen plasma treatment, applied to the low k dielectric layer, prior to the application of, or the deposition of, an overlying insulator layer. After formation of metal interconnect structures, communicating with underlying conductive regions, such as an underlying metal interconnect structure, or a conductive region in the semiconductor substrate, a thin silicon oxide layer is deposited, completely contouring the metal interconnect structure. A first plasma treatment is performed, in a nitrogen ambient, densifying, or roughening, the top surface of the thin silicon oxide layer. A low k dielectric layer, such as HSQ is applied, completely covering the top surface of the plasma treated, silicon oxide layer. A second plasma treatment, applied to the exposed top surface of the low k dielectric layer, is then performed, again in a nitrogen plasma, followed by the application of, or the deposition of, an overlying, thick silicon oxide layer.

The object and other advantages of this invention are best described in the preferred embodiments with reference to the attached drawings, and tables, that include:

FIGS. 1-4, which schematically, in cross-sectional style, describe key stages of fabrication used to form a low k dielectric layer, on an underlying, thin silicon oxide layer, featuring a series of nitrogen plasma treatment, applied before, and after, the application, or deposition of, the low k dielectric layer.

FIG. 5, which shows Table 1, depicting the results of adhesion and delamination tests, performed to samples prepared with, and without, the plasma nitrogen treatments, applied to the underlying silicon oxide layer, prior to application of, or deposition of, the low k dielectric layer, and applied to the low k dielectric layer, prior to application of, or deposition of, an overlying insulator layer.

The method of forming a low k dielectric layer, with improved adhesion to an underlying insulator layer, featuring a series of nitrogen plasma treatments, performed prior to application of the low k dielectric layer, and prior to application, or deposition, of an insulator layer, overlying the low k dielectric layer, will now be described in detail. An underlying conductive region 2, comprised of either a metal interconnect structure, or a conductive, or active device region in a semiconductor substrate, encased in insulator layer 1, is schematically shown in FIG. 1 An overlying metal interconnect structure 3, comprised of a metal chosen from a group that includes aluminum, tungsten, or copper, is formed overlying, and contacting, underlying conductive regions 2. Metal interconnect structures 3, are formed via deposition of a metal layer, via either plasma vapor deposition, (PVD), or chemical vapor deposition, (CVD), procedures, at a thickness between about 150 to 1000 Angstroms. If copper is used for metal interconnect structures 3, underlying, and overlying, titanium nitride barrier layers, are used. Conventional photolithographic and reactive ion etching procedures, using Cl2, or BCl3 as an etchant, are used to pattern the metal layer, forming metal interconnect structures 3, schematically shown in FIG. 1. The photoresist shape used for definition of metal interconnect structures 3, is removed via plasma oxygen ashing and careful wet cleans.

A thin insulator layer 4, comprised of either: PEOX, a silicon oxide layer obtained via a plasma enhanced chemical vapor deposition, (PECVD), procedure; a silicon oxynitride layer, (SiON), obtained via low pressure chemical vapor deposition, (LPCVD), or PECVD procedures, or a silicon nitride layer, obtained via LPCVD or PECVD procedures, is next deposited, conformally contouring metal interconnect structures 3. Thin insulator 4, schematically shown in FIG. 2, is deposited to a thickness between about 450 to 550 Angstroms. The top surface of thin insulator layer 4, can however be too smooth to allow adequate adhesion to an overlying low k dielectric layer, therefore a first plasma treatment is performed, creating a roughened, or densified, top surface 5, for thin insulator 4. The first plasma treatment is performed in either a nitrogen, or N2 O ambient, either in situ, in the same chamber used for deposition of thin insulator layer 4. The first plasma treatment can also be performed in a system, or tool, other then the apparatus used for deposition of thin insulator layer 4. The first plasma treatment is performed at a temperature between about 340 to 410°C, at a pressure between about 3 to 20 torr, with a nitrogen, or N2 O flow between about 1000 to 2000 SLM, at an R.F. power between about 100 to 250 watts, at a frequency between about 350 KHz to 13.56 MHz.

FIG. 3, schematically shows the application of, or the deposition of, low k dielectric layer 6. Low k dielectric layer 6, can be an HSQ layer, applied via spin on techniques, at a thickness between about 3000 to 5000 Angstroms, overlying roughened surface 5, of thin insulator layer 4. The dielectric constant of the HSQ layer is between about 2.8 to 3∅ Other low k dielectric layers, such as fluorinated oxides, or fluorinated silicon oxide glass, (FSG), can also be used to overlay roughened surface 5, with the FSG layer obtained via CVD procedures. Although the adhesion of the low k dielectric layer 6, to underlying thin insulator layer 4, has been improved via creation of roughened surface 5, obtained using the first plasma treatment, adhesion of an overlying insulator layer to the smooth top surface of low k dielectric layer 6, can be marginal. Therefore a second plasma treatment, is performed, creating a roughened top surface 7, for low k dielectric layer 6. The second plasma treatment is again performed in a nitrogen, or N2 O ambient, at a temperature between about 340 to 410°C, using a flow between about 1000 to 2000 SLM, at an R.F. power between about 3 to 20 watts, at an R.F. frequency between about 350 KHz to 13.56 MHz.

Insulator layer 8, comprised of silicon oxide, obtained via PECVD procedures, at a thickness between about 12000 to 19000 Angstroms, using tetraethylorthosilicate, (TEOS), as a source, is next deposited, and schematically shown in FIG. 4. The adhesion of insulator layer 8, to underlying low k dielectric layer 6, has been improved as a result of the second plasma treatment.

The results of a series of tests, performed to monitor the adhesion of the composite insulator layer, comprised of insulator layer 8, and low k dielectric layer 6, to underlying thin insulator layer 4, is summarized in Table 1, shown in FIG. 5. Composite insulator samples A, formed without plasma treatments, indicated pull strengths between about 190 to 225 Newtons, compared to counterpart, composite insulator samples B, formed using a first plasma treatment, prior to HSQapplication, and formed using a second plasma treatment, applied prior to deposition of insulator layer 8, indicated improved pull strengths between about 220 to 250 Newtons. In addition, thermal stressing, (T/S), and pressure cooker testing, (T/C), resulted in 3 of 24 of samples A, failing the T/S test, while 6 of 32 samples failed the T/C test. In contrast none of samples B, formed using the combination of plasma treatments, described in this invention, failed either the T/S or the T/C stressing.

While this invention has been particularly shown and described with reference to, the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit or scope of this invention.

Jang, Syun-Ming, Chang, Chung-Long

Patent Priority Assignee Title
10770586, Feb 04 2018 Tower Semiconductor Ltd.; Tower Semiconductor LTD Stressing structure with low hydrogen content layer over NiSi salicide
6284644, Oct 10 2000 Chartered Semiconductor Manufacturing Ltd. IMD scheme by post-plasma treatment of FSG and TEOS oxide capping layer
6303525, Aug 18 2000 NXP B V Method and structure for adhering MSQ material to liner oxide
6407007, Nov 17 1998 Taiwan Semiconductor Manufacturing Company Method to solve the delamination of a silicon nitride layer from an underlying spin on glass layer
6418875, Apr 07 2000 Philips Electronics North America Corporation Method of improving adhesion of cap oxide to nanoporous silica for integrated circuit fabrication
6445072, Jul 17 2000 GLOBALFOUNDRIES Inc Deliberate void in innerlayer dielectric gapfill to reduce dielectric constant
6465365, Apr 07 2000 NXP B V Method of improving adhesion of cap oxide to nanoporous silica for integrated circuit fabrication
6472336, Feb 23 2000 Advanced Micro Devices, Inc. Forming an encapsulating layer after deposition of a dielectric comprised of corrosive material
6506690, Apr 25 2000 Bell Semiconductor, LLC Method for forming dielectric stack including second dielectric layer with lower undoped portion and upper doped portion
6559542, Jul 13 1999 NEC Electronics Corporation Semiconductor device and method of manufacturing the same
6566283, Feb 15 2001 Advanced Micro Devices, INC Silane treatment of low dielectric constant materials in semiconductor device manufacturing
6579787, Aug 09 2000 Renesas Electronics Corporation Semiconductor device with a fluorinated silicate glass film as an interlayer metal dielectric film, and manufacturing method thereof
6605549, Sep 29 2001 Intel Corporation Method for improving nucleation and adhesion of CVD and ALD films deposited onto low-dielectric-constant dielectrics
6740471, Mar 20 2002 Taiwan Semiconductor Manufacturing Company Photoresist adhesion improvement on metal layer after photoresist rework by extra N2O treatment
6794311, Jul 14 2000 Applied Materials, Inc Method and apparatus for treating low k dielectric layers to reduce diffusion
6797605, Jul 26 2001 Chartered Semiconductor Manufacturing Ltd. Method to improve adhesion of dielectric films in damascene interconnects
6806574, Jun 07 2001 Samsung Electronics Co., Ltd. Semiconductor device having multilevel interconnections and method of manufacturing the same
6812128, Oct 03 2002 LAPIS SEMICONDUCTOR CO , LTD Method of manufacturing multilayer structured semiconductor device
6812135, Oct 30 2002 Taiwan Semiconductor Manufacturing Company, Ltd Adhesion enhancement between CVD dielectric and spin-on low-k silicate films
6833331, Mar 31 1999 PS4 LUXCO S A R L Method of manufacturing semiconductor integrated circuit device having insulating film formed from liquid substance containing polymer of silicon, oxygen, and hydrogen
6867126, Nov 07 2002 Taiwan Semiconductor Manufacturing Company, Ltd. Method to increase cracking threshold for low-k materials
6903004, Dec 16 2003 SHENZHEN XINGUODU TECHNOLOGY CO , LTD Method of making a semiconductor device having a low K dielectric
6992003, Sep 11 2003 SHENZHEN XINGUODU TECHNOLOGY CO , LTD Integration of ultra low K dielectric in a semiconductor fabrication process
7012336, Aug 09 2000 Renesas Electronics Corporation Semiconductor device with a fluorinated silicate glass film as an interlayer metal dielectric film, and manufacturing method thereof
7074712, Jun 07 2001 Samsung Electronics Co., Ltd. Semiconductor device having multilevel interconnections and method of manufacturing the same
7144606, Jun 18 1999 Applied Materials, Inc. Plasma treatment to enhance adhesion and to minimize oxidation of carbon-containing layers
7927990, Jun 29 2007 SanDisk Technologies LLC Forming complimentary metal features using conformal insulator layer
8980761, Oct 03 2012 Applied Materials, Inc Directional SIO2 etch using low-temperature etchant deposition and plasma post-treatment
9177780, Oct 02 2012 Applied Materials, Inc Directional SiO2 etch using plasma pre-treatment and high-temperature etchant deposition
Patent Priority Assignee Title
5310583, Nov 02 1992 Dow Corning Corporation Vapor phase deposition of hydrogen silsesquioxane resin in the presence of nitrous oxide
5334554, Jan 24 1992 Taiwan Semiconductor Manufacturing Co., Ltd. Nitrogen plasma treatment to prevent field device leakage in VLSI processing
5556806, Jun 28 1995 Taiwan Semiconductor Manufacturing Company Spin-on-glass nonetchback planarization process using oxygen plasma treatment
5818111, Mar 21 1997 Texas Instruments Incorporated Low capacitance interconnect structures in integrated circuits using a stack of low dielectric materials
5858869, Jun 03 1997 Industrial Technology Research Institute Method for fabricating intermetal dielectric insulation using anisotropic plasma oxides and low dielectric constant polymers
5858882, Mar 24 1997 Vanguard International Semiconductor Corporation In-situ low wafer temperature oxidized gas plasma surface treatment process
5861345, May 01 1995 In-situ pre-PECVD oxide deposition process for treating SOG
5869149, Jun 30 1997 Lam Research Corporation Method for preparing nitrogen surface treated fluorine doped silicon dioxide films
5872066, May 18 1998 United Microelectronics Corp. Method of forming inter-metal dielectric layer for WVIA process
5880018, Oct 07 1996 SHENZHEN XINGUODU TECHNOLOGY CO , LTD Method for manufacturing a low dielectric constant inter-level integrated circuit structure
5883015, Jul 03 1997 Promos Technologies Inc Method for using oxygen plasma treatment on a dielectric layer
5888309, Dec 29 1997 Taiwan Semiconductor Manufacturing Company, Ltd. Lateral etch inhibited multiple for forming a via through a microelectronics layer susceptible to etching within a fluorine containing plasma followed by an oxygen containing plasma
5888898, Oct 23 1997 Advanced Micro Devices, Inc. HSQ baking for reduced dielectric constant
5888911, Oct 23 1997 Advanced Micro Devices, Inc. HSQ processing for reduced dielectric constant
5902122, Dec 23 1995 Hyundai Electronics Industries Co., Ltd. Method of manufacturing an ILD layer by plasma treatment before applying SOG
5970376, Dec 29 1997 Taiwan Semiconductor Manufacturing Company, Ltd. Post via etch plasma treatment method for forming with attenuated lateral etching a residue free via through a silsesquioxane spin-on-glass (SOG) dielectric layer
5977635, Sep 29 1997 Polaris Innovations Limited Multi-level conductive structure including low capacitance material
6008540, May 28 1997 Texas Instruments Incorporated Integrated circuit dielectric and method
6030706, Nov 08 1996 Texas Instruments Incorporated Integrated circuit insulator and method
6046104, May 15 1998 GLOBALFOUNDRIES Inc Low pressure baked HSQ gap fill layer following barrier layer deposition for high integrity borderless vias
6054379, Feb 11 1998 Applied Materials, Inc.; Applied Materials, Inc Method of depositing a low k dielectric with organo silane
6054769, Jan 17 1997 Texas Instruments Incorporated Low capacitance interconnect structures in integrated circuits having an adhesion and protective overlayer for low dielectric materials
6060384, Oct 16 1997 AMD TECHNOLOGIES HOLDINGS, INC ; GLOBALFOUNDRIES Inc Borderless vias with HSQ gap filled patterned metal layers
6072227, Feb 11 1998 Applied Materials, Inc Low power method of depositing a low k dielectric with organo silane
6080640, Jul 11 1997 Advanced Micro Devices, Inc. Metal attachment method and structure for attaching substrates at low temperatures
6083851, May 27 1998 Advanced Micro Devices, Inc. HSQ with high plasma etching resistance surface for borderless vias
6087724, Dec 18 1997 Advanced Micro Devices, Inc. HSQ with high plasma etching resistance surface for borderless vias
6100183, May 29 1998 United Microelectronics Corp Method for fabricating a via
///
Executed onAssignorAssigneeConveyanceFrameReelDoc
Sep 01 1999CHANG, CHUNG-LONGTaiwan Semiconductor Manufacturing CompanyASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0103140745 pdf
Sep 01 1999JANG, SYUN-MINGTaiwan Semiconductor Manufacturing CompanyASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0103140745 pdf
Oct 12 1999Taiwan Semiconductor Manufacturing Company(assignment on the face of the patent)
Date Maintenance Fee Events
Mar 26 2004M1551: Payment of Maintenance Fee, 4th Year, Large Entity.
May 16 2008M1552: Payment of Maintenance Fee, 8th Year, Large Entity.
May 02 2012M1553: Payment of Maintenance Fee, 12th Year, Large Entity.


Date Maintenance Schedule
Nov 28 20034 years fee payment window open
May 28 20046 months grace period start (w surcharge)
Nov 28 2004patent expiry (for year 4)
Nov 28 20062 years to revive unintentionally abandoned end. (for year 4)
Nov 28 20078 years fee payment window open
May 28 20086 months grace period start (w surcharge)
Nov 28 2008patent expiry (for year 8)
Nov 28 20102 years to revive unintentionally abandoned end. (for year 8)
Nov 28 201112 years fee payment window open
May 28 20126 months grace period start (w surcharge)
Nov 28 2012patent expiry (for year 12)
Nov 28 20142 years to revive unintentionally abandoned end. (for year 12)