The present invention, generally speaking, provides an rf amplifier circuit architecture that enables high efficiency to be achieved while avoiding complicated matching networks and load networks. The active device may be of the bipolar transistor type or the fet (field effect transistor) type. A simple driving circuit is provided for each type of active device. In accordance with one embodiment of the invention, a single-ended switch mode rf amplifier includes an rf input signal; an active device having a control terminal; and a non-resonant driving circuit for receiving the rf input signal and controlling a signal applied to the control terminal so as to operate the active device in switch mode.
|
1. A single-ended switch mode rf amplifier, comprising:
an rf input signal; a bipolar switching transistor having a collector, a base and an emitter; and a driving circuit for receiving the rf input signal and controlling a signal applied to the control terminal so as to operate the bipolar switching transistor in switch mode, comprising: a bipolar driver transistor having a collector, a base and an emitter, the emitter of the bipolar driver transistor being connected to the base of the bipolar switching transistor; and a passive impedance element coupled from the emitter of the bipolar driver transistor to a fixed potential. 4. A single-ended switch mode rf amplifier, comprising:
an rf input signal; a fet switching transistor having a drain, a source and a gate; and a driving circuit for receiving the rf input signal and controlling a signal applied to the control terminal so as to operate the active device in switch mode, comprising: a pair of bipolar driver transistors each having a collector, a base and an emitter and connected in push-pull arrangement, the emitters of the bipolar driving transistors being connected to gate of the fet switching transistor; and a further bipolar transistor having a collector, a base and an emitter, the further bipolar transistor being configured in common base configuration, the collector of the further bipolar transistor being coupled to the bases of the pair of bipolar transistors.
2. The apparatus of
3. The apparatus of
5. The apparatus of
6. The apparatus of
7. The apparatus of
8. The apparatus of
9. The apparatus of
|
1. Field of the Invention
The present invention relates to driving circuits for switch mode radio frequency (RF) power amplifiers.
2. State of the Art
Battery life is a significant concern in wireless communications devices such as cellular telephones, pagers, wireless modems, etc. Radio-frequency transmission, especially, consumes considerable power. A contributing factor to such power consumption is inefficient power amplifier operation. A typical RF power amplifier for wireless communications operates with only about 10% efficiency. Clearly, a low-cost technique for significantly boosting amplifier efficiency would satisfy an acute need.
Furthermore, most modern digital wireless communications devices operate on a packet basis. That is, the transmitted information is sent in a series of one or more short bursts, where the transmitter is active only during the burst times and inactive at all other times. It is therefore also desirable that control of burst activation and deactivation be controlled in an energy-efficient manner, further contributing to extended battery life.
Power amplifiers are classified into different groups: Class A, Class B, Class AB, etc. The different classes of power amplifiers usually signify different biasing or load conditions. In designing an RF power amplifier, there is usually a trade-off between linearity and efficiency. The different classes of amplifier operation offer designers ways to balance these two parameters.
Generally speaking, power amplifiers are divided into two different categories, linear and non-linear. Linear amplifiers (e.g. Class A amplifiers and Class B push-pull amplifiers), maintain high linearity, resulting in faithful reproduction of the input signal at their output since the output signal is linearly proportional to the input signal. In non-linear amplifiers (e.g. single-ended Class B and Class C amplifiers), the output signal is not directly proportional to the input signal. The resulting amplitude distortion on the output signal makes these amplifiers most applicable to signals without any amplitude modulation, which are also known as constant-envelope signals.
Amplifier output efficiency is defined as the ratio between the RF output power and the input (DC) power. A major source of power amplifier inefficiency is power dissipated in the transistor. A Class A amplifier is inefficient since current flows continuously through the device, whether or not there is an output signal. Conventionally, efficiency is improved by trading-off linearity for increased efficiency. In Class B amplifiers, for example, biasing conditions are chosen such that the output signal is cut off during half of the cycle unless the opposing half is provided by a second transistor (push-pull). As a result, the waveform will be less linear. The output waveform may still be made sinusoidal using a tank circuit or other filter to filter out higher and lower frequency components.
Class C amplifiers conduct during less than 50% of the cycle, in order to further increase efficiency; i.e., if the output current conduction angle is less than 180 degrees, the amplifier is referred to as Class C. This mode of operation can have a greater efficiency than Class A or Class B, but it typically creates more distortion than Class A or Class B amplifiers. In the case of a Class C amplifier, there is still some change in output amplitude when the input amplitude is varied. This is because the Class C amplifier operates as a controlled current source--albeit one that is only on briefly--and not as a switch.
The remaining classes of amplifiers vigorously attack the problem of power dissipation within the transistor, using the transistor merely as a switch. The underlying principle of such amplifiers is that a switch ideally dissipates no power, for there is either zero voltage across it or zero current through it. Since the switch's V-I product is therefore always zero, there is (ideally) no dissipation in this device. A Class E power amplifier uses a single transistor, in contrast with a Class D power amplifier, which uses two transistors
In real life, however, switches are not ideal. (Switches have turn on/off time and on-resistance.) The associated dissipation degrades efficiency. The prior art has therefore sought for ways to modify so-called "switch-mode" amplifiers (in which the transistor is driven to act as a switch at the operating frequency to minimize the power dissipated while the transistor is conducting current) so that the switch voltage is zero for a non-zero interval of time about the instant of switching, thereby decreasing power dissipation. The Class E amplifier uses a reactive output network that provides enough degrees of freedom to shape the switch voltage to have both zero value and zero slope at switch turn-on, thus reducing switching losses. Class F amplifiers are still a further class of switch-mode amplifiers. Class F amplifiers generate a more square output waveform as compared to the usual sinewave. This "squaring-up" of the output waveform is achieved by encouraging the generation of odd-order harmonics (i.e., x3, x5, x7, etc.) and suppressing the even-order harmonics (i.e., x2, x4, etc.) in the output network.
FIG. 1 shows an example of a known Class E power amplifier, described in U.S. Pat. No. 3,919,656, incorporated herein by reference. An RF input signal is coupled over a lead 1 to a driver stage 2, the latter controlling the active device 5 via a signal coupled over a lead 3. The active device 5 acts substantially as a switch when appropriately driven by the driver 2. The output port of the active device is therefore represented as a single-pole single-throw switch 6. Connected across the switch 6 is the series combination of a DC power supply 7 and the input port of a load network 9. The output port of the load network 9 is connected to the load 11. As the switch 6 is cyclically operated at the desired AC output frequency, DC energy from the power supply 7 is converted into AC energy at the switching frequency (and harmonics thereof).
The arrangement of FIG. 1, although it is capable of achieving high conPATENT version efficiency, suffers from the disadvantage that large voltage swings occur at the output of the active device, due to ringing. This large voltage swing, which typically exceeds three times the supply voltage, precludes the use of the Class E circuit with certain active devices which have a low breakdown voltage.
Furthermore, the driving circuit in the RF amplifier typically includes a matching network consisting of a tuned (resonant) circuit. Referring to FIG. 2, in such an arrangement, an RF input signal is coupled to a driver amplifier, typically of Class A operation. An output signal of the driver amplifier is coupled through the matching network to a control terminal of the switching transistor, shown in FIG. 2 as an FET. As with design of the load network of FIG. 1, proper design of the matching network is not an easy matter.
The present invention, generally speaking, provides an RF amplifier circuit architecture that enables high efficiency to be achieved while avoiding complicated matching networks and load networks. The active device may be of the bipolar transistor type or the FET (field effect transistor) type. A simple driving circuit is provided for each type of active device. In accordance with one embodiment of the invention, a single-ended switch mode RF amplifier includes an RF input signal; an active device having a control terminal; and a non-resonant driving circuit for receiving the RF input signal and controlling a signal applied to the control terminal so as to operate the active device in switch mode.
The present invention may be further understood from the following description in conjunction with the appended drawing. In the drawing:
FIG. 1 is a simplified block diagram of a known single-ended switch mode RF amplifier;
FIG. 2 is a schematic diagram of a portion of a known RF amplifier;
FIG. 3 is a block diagram of an RF switch mode amplifier in accordance with the present invention;
FIG. 4 is a schematic diagram of a portion of an RF switch mode amplifier in accordance with one embodiment of the present invention;
FIG. 5 is a schematic diagram of a suitable load network for use in the RF switch mode amplifier of FIG. 4;
FIG. 6 is a waveform diagram showing input voltage and related waveforms for the RF switch mode amplifier of FIG. 4;
FIG. 7 is a waveform diagram showing base and collector current waveforms of the switching transistor of FIG. 4;
FIG. 8 is a waveform diagram showing output voltage for the RF switch mode amplifier of FIG. 4;
FIG. 9 is a schematic diagram of a portion of an RF switch mode amplifier in accordance with another embodiment of the present invention;
FIG. 10 is a waveform diagram showing input voltage and related waveforms for the RF switch mode amplifier of FIG. 9;
FIG. 11 is a waveform diagram showing collector current waveforms of the drive transistors of FIG. 9; and
FIG. 12 is a waveform diagram showing a gate voltage waveform of the switching transistor of FIG. 9.
Referring now to FIG. 3, there is shown a block diagram of an RF switch mode amplifier in accordance with a preferred embodiment of the present invention. An RF input signal is applied to a non-reactive driving circuit. The driving circuit is coupled to an active device to drive the active device switch. The active device switch is coupled to a load network that produces an RF output signal for application to a load, e.g., an antenna. Preferably, power is applied to the active device switch through a rapid time variable power supply, realized by the series combination of a switch mode power supply and a linear regulator, enabling the operating voltage of the active device switch to be varied. By varying the operating voltage in a controlled manner, power control, burst control and modulation may be achieved as described more fully in U.S. patent application Ser. No. 09/416,865 filed Oct. 13, 1999, incorporated herein by reference.
The active device switch may be either a bipolar transistor or a FET transistor. RefelTing to FIG. 4, a schematic diagram is shown of a portion of an RF switch mode amplifier in which the active device switch is a bipolar transistor having collector, emitter and base terminals. The collector of the bipolar transistor N1 is connected through an RF choke L to an operating voltage VPA and is also connected to an output network. The emitter of the bipolar transistor N1 is connected to circuit (AC) ground.
The base of the bipolar transistor N1 is connected to the emitter of another bipolar transistor N2 (the driver transistor) in Darlington fashion. The collector of the driver transistor N2 is connected to an operating voltage VDRIVER and is also connected to a bypass capacitor. Associated with the driver transistor N2 is a bias network including, in the illustrated embodiment, three resistors, R1, R2 and R3. One resistor R1 is connected from the emitter of the driver transistor to circuit ground. Another resistor R2 is connected from the base of the driver transistor to ground. The final resistor R3 is connected from the base of the driver transistor N2 to VDRIVER. An RF input signal is applied to the base of the driver transistor through a DC isolation capacitor Cin.
Referring to FIG. 5, the output network may take the form of an impedance-matching transmission line TL and a capacitor Cout.
The RF input voltage signal is sinusoidal as shown by waveform 1 of FIG. 6. The input voltage is level shifted upward to produce a voltage at the base of the driver transistor N2, shown by waveform 2. The emitter voltage of the driver transistor N2, shown by waveform 3, is one Vbe drop below and is applied to the base of the switching transistor N1. At the beginning of the positive half-cycle, the driver transistor N2 is operating as an emitter follower, with output (emitter) voltage sufficiently below the turn-on voltage of the switching transistor N1 so that the switching transistor N1 is cut off. As the signal increases, the driver transistor N2 turns the switching transistor N1 on and drives it into saturation as shown in FIG. 7. Current flows through the RF choke L and through the switching transistor N1, and the output voltage decreases as the capacitor Cout is discharged as shown in FIG. 8. Near the end of the positive half-cycle, the driver transistor N2 output voltage falls below the turn-on voltage of the switching transistor N1, allowing it to turn off. The value of the resistor R1 is chosen such that the switching transistor N1 quickly cuts off. Current continues to flow through the RF choke L, charging the capacitor Cout and causing the output voltage to increase.
Referring to FIG. 9, a schematic diagram is shown of a portion of an RF switch mode amplifier in which the active device switch is a FET transistor (MES-FET, JFET, PHEMT, etc.) having drain, source and gate terminals. The drain of the FET transistor M1 is connected through an RF choke L1 to an operating voltage VPA and is also connected to an output network. The source of the FET transistor is connected to circuit (AC) ground.
The gate of the FET transistor is biased from supply -VB through a large value resistor R1, and is further connected through a DC isolation capacitor C1 to a pair of bipolar transistors (driver transistors) connected in push-pull arrangement. The driver transistors include an NPN transistor N1 and a PNP transistor P1. The collector of the NPN driver transistor N1 is connected to an operating voltage VCC and is also connected to a bypass capacitor. The collector of the PNP driver transistor PI is connected to a negative reference voltage -VB and is also connected to a bypass capacitor. The bases of the driver transistors are connected in common. Large-valued resistors R2 and R3 connect the common node to the respective power supply rails.
A further NPN bipolar transistor N2 is connected in common base configuration. The emitter of the further bipolar transistor is connected through a resistor R4 to -VB and is connected through a capacitor C3 to the RF input signal. The col lector of the further bipolar transistor is connected through an inductor L2 to VCC and is also connected to a bypass capacitor.
Referring to FIG. 10, input voltage waveforms 1-4 are shown for the circuit of FIG. 9. The input voltage 1 is level shifted down one Vbe and is applied to the emitter of the bipolar transistor N2. A large voltage swing 3 is produced at the collector of the bipolar transistor N2 by action of the inductor L2. This voltage swing is level shifted downward to produce a voltage 4 that is applied to the bases of the driver transistors at node N. In operation, during the positive half-cycle, initially the further bipolar transistor N2 is turned off. Current flows through the inductor L2 into the capacitor C2 coupled to the bases of the transistor pair, causing the NPN transistor N to turn on and causing the PNP transistor P1 to turn off (FIG. 11). The DC isolation capacitor C is charged up from the VCC supply, raising the gate potential of the FET M1, causing it to turn on (FIG. 12). During the negative half-cycle, the further bipolar transistor N2 is turned on. Current flows through the inductor L2, through the further transistor N2 to the -VB rail. Current also flows out of the base of the PNP transistor P1, turning it on. The DC isolation capacitor C1 discharges, lowering the gate potential of the FET M1, causing it to turn off. The output network operates in the same manner as previously described.
It will be appreciated by those of ordinary skill in the art that the invention can be embodied in other specific forms without departing from the spirit or essential character thereof. The presently disclosed embodiments are therefore considered in all respects to be illustrative and not restrictive. The scope of the invention is indicated by the appended claims rather than the foregoing description, and all changes which come within the meaning and range of equivalents thereof are intended to be embraced therein.
McCune, Jr., Earl W., Sander, Wendell, Meck, Ronald A.
Patent | Priority | Assignee | Title |
10447207, | Aug 08 2016 | Skyworks Solutions, Inc | Switch with envelope injection |
6392488, | Sep 12 2000 | Qualcomm Incorporated | Dual oxide gate device and method for providing the same |
6448847, | Sep 12 2000 | Qualcomm Incorporated | Apparatus and method for providing differential-to-single ended conversion and impedance transformation |
6462620, | Sep 12 2000 | Qualcomm Incorporated | RF power amplifier circuitry and method for amplifying signals |
6549071, | Sep 12 2000 | Qualcomm Incorporated | Power amplifier circuitry and method using an inductance coupled to power amplifier switching devices |
6636112, | Jul 29 1999 | Intel Corporation | High-efficiency modulating RF amplifier |
6727754, | Sep 12 2000 | Qualcomm Incorporated | RF power detector |
6788141, | Sep 12 2000 | Qualcomm Incorporated | Power amplifier circuitry and method |
6806767, | Jul 09 2002 | Skyworks Solutions, Inc | Power amplifier with load switching circuit |
6816011, | Sep 12 2000 | Qualcomm Incorporated | RF power amplifier and method for packaging the same |
6816016, | Aug 10 2000 | Apple Inc | High-efficiency modulating RF amplifier |
6828859, | Aug 17 2001 | Qualcomm Incorporated | Method and apparatus for protecting devices in an RF power amplifier |
6859098, | Jan 17 2003 | NORTH SOUTH HOLDINGS INC | Apparatus, methods and articles of manufacture for control in an electromagnetic processor |
6891432, | Nov 14 2002 | NORTH SOUTH HOLDINGS INC | Apparatus, methods and articles of manufacture for electromagnetic processing |
6894565, | Dec 03 2002 | Qualcomm Incorporated | Fast settling power amplifier regulator |
6897730, | Mar 04 2003 | Qualcomm Incorporated | Method and apparatus for controlling the output power of a power amplifier |
6917245, | Sep 12 2000 | Qualcomm Incorporated | Absolute power detector |
6924699, | Mar 06 2003 | NETGEAR, Inc | Apparatus, methods and articles of manufacture for digital modification in electromagnetic signal processing |
6927630, | Sep 12 2000 | Qualcomm Incorporated | RF power detector |
7053713, | Jun 02 2004 | Qorvo US, Inc | Multi-phase switching power supply having both voltage and current feedback loops |
7061989, | May 28 2004 | Texas Instruments Incorporated | Fully digital transmitter including a digital band-pass sigma-delta modulator |
7091778, | Sep 19 2003 | EAGLE TECHNOLOGY, LLC | Adaptive wideband digital amplifier for linearly modulated signal amplification and transmission |
7095353, | Nov 23 2004 | TRIQUINT INTERNATIONAL PTE LTD ; QORVO INTERNATIONAL PTE LTD | Frequency to digital conversion |
7106137, | Mar 04 2003 | Qualcomm Incorporated | Method and apparatus for controlling the output power of a power amplifier |
7116728, | May 25 2001 | Panasonic Corporation | Quadrature alignment in communications receivers using dual delay lines |
7132891, | Aug 17 2004 | Qorvo US, Inc | Power amplifier control using a switching power supply |
7145396, | Sep 29 2003 | Qualcomm Incorporated | Method and apparatus for protecting devices in an RF power amplifier |
7167054, | Dec 02 2004 | Qorvo US, Inc | Reconfigurable power control for a mobile terminal |
7173491, | Dec 03 2002 | Qualcomm Incorporated | Fast settling power amplifier regulator |
7187231, | Dec 02 2002 | Raychem International; PINE VALLEY INVESTMENTS, INC | Apparatus, methods and articles of manufacture for multiband signal processing |
7203262, | May 13 2003 | EAGLE TECHNOLOGY, LLC | Methods and apparatus for signal modification in a fractional-N phase locked loop system |
7224232, | Sep 12 2000 | Qualcomm Incorporated | RF power amplifier and method for packaging the same |
7245183, | Nov 14 2002 | NORTH SOUTH HOLDINGS INC | Apparatus, methods and articles of manufacture for processing an electromagnetic wave |
7298854, | Dec 04 2002 | NORTH SOUTH HOLDINGS INC | Apparatus, methods and articles of manufacture for noise reduction in electromagnetic signal processing |
7301400, | Jun 02 2004 | Qorvo US, Inc | Multi-phase switching power supply for mobile telephone applications |
7330071, | Oct 19 2005 | Qorvo US, Inc | High efficiency radio frequency power amplifier having an extended dynamic range |
7336127, | Jun 10 2005 | Qorvo US, Inc | Doherty amplifier configuration for a collector controlled power amplifier |
7343138, | Dec 08 2003 | NETGEAR, Inc | Compensating for load pull in electromagentic signal propagation using adaptive impedance matching |
7447272, | Apr 22 2003 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Filter method and apparatus for polar modulation |
7522001, | Aug 23 2007 | MURATA MANUFACTURING CO , LTD | Power amplifier |
7526260, | Nov 14 2002 | NORTH SOUTH HOLDINGS INC | Apparatus, methods and articles of manufacture for linear signal modification |
7545865, | Dec 03 2002 | NORTH SOUTH HOLDINGS INC | Apparatus, methods and articles of manufacture for wideband signal processing |
7551027, | Mar 09 2007 | Qorvo US, Inc | RF power amplifier mirror circuit for sensing current |
7627057, | May 25 2001 | Panasonic Corporation | Quadrature alignment in communications receivers |
7728663, | Jun 22 2006 | SiGe Semiconductor Inc. | Integrated implementation of a voltage boost follower and method therefor |
7761065, | Feb 03 2006 | QUANTANCE, INC | RF power amplifier controller circuit with compensation for output impedance mismatch |
7826816, | Jul 11 2006 | Qualcomm Incorporated | Systems, methods, and apparatus for frequency conversion |
7859337, | Apr 27 2007 | Rockwell Collins, Inc,; Rockwell Collins, Inc | Wideband driver for class-D power amplifiers |
7869542, | Feb 03 2006 | QUANTANCE, INC | Phase error de-glitching circuit and method of operating |
7876853, | Feb 03 2006 | Quantance, Inc. | Phase error de-glitching circuit and method of operating |
7917105, | Feb 03 2006 | Quantance, Inc. | RF power amplifier controller circuit with compensation for output impedance mismatch |
7917106, | Feb 03 2006 | QUANTANCE, INC | RF power amplifier controller circuit including calibrated phase control loop |
7933570, | Feb 03 2006 | QUANTANCE, INC | Power amplifier controller circuit |
8032097, | Feb 03 2006 | QUANTANCE, INC | Amplitude error de-glitching circuit and method of operating |
8095090, | Feb 03 2006 | QUANTANCE, INC | RF power amplifier controller circuit |
8149064, | Sep 12 2000 | Qualcomm Incorporated | Power amplifier circuitry and method |
8179994, | Feb 03 2006 | Quantance, Inc. | Phase error de-glitching circuit and method of operating |
8183933, | Apr 03 2008 | Lehigh University | High-voltage impulse amplifier |
8208876, | Feb 03 2006 | QUANTANCE, INC | Amplifier compression controller circuit |
8238853, | Feb 03 2006 | Quantance, Inc. | Amplitude error de-glitching circuit and method of operating |
8260225, | Feb 03 2006 | Quantance, Inc. | Power amplifier controller circuit |
8340604, | Feb 03 2006 | Quantance, Inc. | RF power amplifier controller circuit including calibrated phase control loop |
8364099, | Jul 05 2007 | Panasonic Corporation | Methods and apparatus for controlling leakage and power dissipation in radio frequency power amplifiers |
8682275, | Oct 11 2000 | Silicon Laboratories Inc. | Apparatus and methods for reducing interference in radio-frequency apparatus |
9479202, | Feb 19 2008 | Infineon Technologies AG | System and method for burst mode amplifier |
ER6635, |
Patent | Priority | Assignee | Title |
3919656, | |||
4717884, | Apr 14 1986 | Motorola, Inc. | High efficiency RF power amplifier |
4733194, | Feb 14 1985 | Signal One Corporation | Apparatus and method for paralleling power field effect transistors in high frequency amplifiers |
5187580, | Feb 04 1991 | Advanced Energy Industries, Inc. | High power switch-mode radio frequency amplifier method and apparatus |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jul 29 1999 | Tropian, Inc. | (assignment on the face of the patent) | / | |||
Aug 27 1999 | MCCUNE, JR , EARL W | TROPIAN, INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 010235 | /0803 | |
Aug 27 1999 | MECK, RONALD A | TROPIAN, INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 010235 | /0803 | |
Aug 30 1999 | SANDER, WENDELL | TROPIAN, INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 010235 | /0803 | |
Apr 03 2006 | TROPIAN, INC | MATSUSHITA ELECTRIC INDUSTRIAL CO , LTD | CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED AT REEL: 018014 FRAME: 0309 ASSIGNOR S HEREBY CONFIRMS THE ASSIGNMENT | 042588 | /0539 | |
Apr 03 2006 | TROPIAN, INC TIM UNGER | MATSUSHITA ELECTRIC INDUSTRIAL CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 018014 | /0309 | |
Apr 23 2006 | TROPIAN, INC | MATSUSHITA ELECTRIC INDUSTRIAL CO , LTD | CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE ADDRESS PREVIOUSLY RECORDED ON REEL 018014 FRAME 0309 ASSIGNOR S HEREBY CONFIRMS THE TO APPEAR AS KADOMA-SHI, 1006, OAZA-KADOMA, OSAKA 571-8501, JAPAN | 018639 | /0649 | |
Oct 01 2008 | MATSUSHITA ELECTRIC INDUSTRIAL CO , LTD | Panasonic Corporation | CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 037845 | /0906 | |
Feb 10 2016 | Panasonic Corporation | Intel Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 038015 | /0718 |
Date | Maintenance Fee Events |
Feb 28 2001 | ASPN: Payor Number Assigned. |
Sep 07 2004 | M2551: Payment of Maintenance Fee, 4th Yr, Small Entity. |
Apr 24 2007 | STOL: Pat Hldr no Longer Claims Small Ent Stat |
Aug 27 2008 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Jul 05 2012 | ASPN: Payor Number Assigned. |
Jul 05 2012 | RMPN: Payer Number De-assigned. |
Aug 20 2012 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
May 25 2016 | ASPN: Payor Number Assigned. |
May 25 2016 | RMPN: Payer Number De-assigned. |
Jun 16 2016 | ASPN: Payor Number Assigned. |
Jun 16 2016 | RMPN: Payer Number De-assigned. |
Date | Maintenance Schedule |
Mar 06 2004 | 4 years fee payment window open |
Sep 06 2004 | 6 months grace period start (w surcharge) |
Mar 06 2005 | patent expiry (for year 4) |
Mar 06 2007 | 2 years to revive unintentionally abandoned end. (for year 4) |
Mar 06 2008 | 8 years fee payment window open |
Sep 06 2008 | 6 months grace period start (w surcharge) |
Mar 06 2009 | patent expiry (for year 8) |
Mar 06 2011 | 2 years to revive unintentionally abandoned end. (for year 8) |
Mar 06 2012 | 12 years fee payment window open |
Sep 06 2012 | 6 months grace period start (w surcharge) |
Mar 06 2013 | patent expiry (for year 12) |
Mar 06 2015 | 2 years to revive unintentionally abandoned end. (for year 12) |