A method of reading a flash memory (EEPROM) device by applying zero volts to all bitlines and substrate terminal in the flash memory device, a positive voltage of between 4 to 5 volts is applied to the wordline to which the cell being read is attached and a voltage of less than equal to 2 volts is applied to the common source terminal.

Patent
   6240016
Priority
Dec 17 1999
Filed
Jan 31 2000
Issued
May 29 2001
Expiry
Jan 31 2020
Assg.orig
Entity
Large
40
5
all paid
1. A method of reading a flash memory Electrically-Erasable Programmable Read-Only Memory (EEPROM) that reduces the electric field in the source side tunnel oxide region, wherein the EEPROM includes a multitude of field effect transistor memory cells each having a source, a drain, a floating gate, a control gate and a substrate, the method comprising:
(a) applying zero voltage to all bitlines in the flash memory device;
(b) applying a positive voltage to a wordline to which the cell being read is attached;
(c) applying a positive voltage to a common source terminal to which all the cells are attached;
(d) applying zero voltage to remaining wordlines; and
(e) applying zero voltage to a common substrate terminal to which all the cells are attached.
2. The method of claim 1 wherein the voltage applied to the wordline to which the cell being read is attached is a voltage of approximately 4 to 5 volts.
3. The method of claim 2 wherein the voltage applied to the common source terminal is a voltage of less than or equal to 2 volts.

This application claims benefit of provisional application 60/172,325 filed Dec. 17, 1999.

1. Field of the Invention

This invention relates generally to the art of microelectronic integrated circuits. More specifically, this invention relates to flash Electrically Erasable Programmable Read Only Memory (EEPROM) devices. Even more specifically, this invention relates to a method to read flash Electrically Erasable Programmable Read Only Memory (EEPROM) devices that reduces the stress in the tunnel oxide in the source region.

2. Discussion of the Related Art

A microelectronic Electrically Erasable Programmable Read-Only Memory (Flash EEPROM) device includes an array of cells that can be independently programmed and read. The size of each cell and thereby the memory device are made small by omitting select transistors that would enable the cells to be erased independently. As a result all of the cells must be erased simultaneously as a block.

A memory of this type includes individual Metal-Oxide-Semiconductor (MOS) field effect transistor memory cells, each of which includes a source, drain, floating gate and control gate to which various voltages are applied to program the cell with a binary "1" or "0" or to erase all of the cells as a block.

The cells are connected in a rectangular array of rows and columns, with the control gates of the cells in a row being connected to a respective wordline and the drains of the cells in a column being connected to a respective bitline. The sources of the cells are connected together to a common source. This arrangement is known as a NOR memory configuration.

A cell is programmed by applying typically 8-9 volts to the control gate, approximately 5 volts to the drain and grounding the source, which causes hot electrons to be injected from the drain depletion region into the floating gate. Upon removal of the programming voltages, the injected electrons are trapped in the floating gate and create a negative charge therein that increases the threshold voltage of the cell to a value in excess of approximately 4 volts.

A cell can be erased in several ways. In one arrangement, applying typically 12 volts to the source, grounding the control gate and allowing the drain to float erases a cell. This causes the electrons that were injected into the floating gate during programming to be removed by Fowler-Nordheim tunneling from the floating gate through the thin tunnel oxide layer to the source. Alternatively, applying a negative voltage on the order of minus 10 volts to the control gate, applying 5 volts to the source and allowing the drain to float can erase a cell.

The cell is read by applying typically 4 to 5 volts to the control gate, approximately 1 volt or less to the bitline to which the drain is connected, grounding the source, and sensing the bitline current. If the cell is programmed and the threshold voltage is relatively high (≈4 volts), the bitline current will be zero or at least relatively low. If the cell is not programmed or erased, the threshold voltage will be relatively low (≈2 volts), the control gate voltage will enhance the channel, and the bitline current will be relatively high.

To have high enough read current, the voltage at the gate is required to be 4 to 5 volts. Because the source is grounded (0 volts), this relatively large potential difference across the tunnel oxide in the vicinity of the source region. The relatively large potential difference causes a stress field across the tunnel oxide in the vicinity of the source region during the duration of the read pulse. This field is applied across all the bits on the selected wordline. Due to oxide integrity weakness from bit-to-bit, some bits will gain charge and disturb the state of the bits. Blank "1" cells could be programmed and turn to a "0" causing a failure of the flash device after many read cycles. The field across the tunnel oxide is highest close to the source junction. The tunnel "thin" oxide at the source side experiences most of the degradation during cycling, becoming weak allowing conduction through it at lower applied electric fields.

Because the source junction is more graded than the drain junction and optimized for erase, higher voltages across the source could be used without enhancing read disturb due to hot-carrier injection. Reading the cell at the source side reduces the field across the weakest or stressed region of the tunnel oxide during read. For example, if the cell is read with 2 volts applied to the source, the stress across the tunnel oxide will be significantly reduced relative to the conventional approximately 1.7 Megavolts per centimeter. This reduction in the oxide field will result in extending the time-to-failures of flash devices by better than an order of magnitude. This method will work the best for applications with reduced source capacitance, for example, a device with a local interconnect. In addition, the time required to pump the source voltage during page read becomes insignificant for the devices having high Vss capacitance.

Therefore, what is needed is a method of reading a cell that reduces the stress across the tunnel oxide at the source region.

According to the present invention, the foregoing and other objects and advantages are achieved by a method of reading a flash Electrically-Erasable Programmable Read Only Memory (EEPROM) that reduces the electric field in the source side tunnel oxide region.

In accordance with an aspect of the present invention, zero volts is applied to all bitlines, a positive voltage is applied to the wordline to which the cell being read is attached and a positive voltage is applied to the common source terminal.

In accordance with another aspect of the present invention, the remaining wordlines are grounded and the substrate terminal is grounded.

In accordance with another aspect of the present invention, the voltage applied to the wordline to which the cell being read is a voltage of approximately 4 to 5 volts.

In accordance with still another aspect of the present invention, the voltage applied to the common source terminal is a voltage of less than or equal to 2 volts.

The described method thus provides a method of reading a flash memory device that reduces the electric field in the source side tunnel oxide region of a flash memory device.

The present invention is better understood upon consideration of the detailed description below, in conjunction with the accompanying drawings. As will become readily apparent to those skilled in the art from the following description, there is shown and described an embodiment of this invention simply by way of illustration of the best mode to carry out the invention. As will be realized, the invention is capable of other embodiments and its several details are capable of modifications in various obvious aspects, all without departing from the scope of the invention. Accordingly, the drawings and detailed description will be regarded as illustrative in nature and not as restrictive.

The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself, however, as well as a preferred mode of use, and further objects and advantages thereof, will best be understood by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein:

FIG. 1 is a simplified electrical schematic diagram of a flash EEPROM device showing an array of memory cells and control elements;

FIG. 2 shows a single flash memory cell with read voltages applied to the terminals of the flash memory cell in accordance with the prior art;

FIG. 3 shows a single flash memory cell with read voltages applied to the terminals of the flash memory cell in accordance with the present invention;

FIG. 4 is a simplified electrical schematic diagram of several flash EEPROM cells showing voltages applied to the terminals of all the flash memory cells in accordance with a prior art method; and

FIG. 5 is a simplified electrical schematic diagram of the flash EEPROM cells as shown in FIG. 4 showing voltages applied to the terminals of all the flash memory cells in accordance with the present invention.

Reference is now made in detail to a specific embodiment of the present invention that illustrates the best mode presently contemplated by the inventors for practicing the invention.

FIG. 1 illustrates the basic configuration of a NOR type flash Electrically Erasable Programmable Read-Only Memory (EEPROM) device 100 to which the present invention is advantageously applied. The memory device 100 is made up by a plurality of core or memory cells that are arranged in a square or rectangular matrix or array of rows and columns. Each row is associated with a wordline, whereas each column is associated with a bitline. The sources of all of the memory cells are connected to a common terminal, Vs.

Assuming that there are n columns and m rows, the bitlines are designated BLo to BLn and the wordlines are designated as WLo to WLm. A bitline driver 102 applies appropriate voltages to the bitlines, whereas a wordline driver 104 applies appropriate voltages to the wordlines. The voltages applied to the drivers 102 and 104 are generated by a power source or supply 106 under the control of a controller 108 that is typically on-chip logic circuitry. The controller 108 also controls the drivers 102 and 104 to address memory cells individually or collectively as will be described below.

A memory cell is located at each junction of a wordline and a bitline. Each cell includes a Metal-Oxide-Semiconductor (MOS) Field-Effect-Transistor (FET) having a source, a drain, a layer of gate oxide and a control gate. The cells of a flash EEPROM differ from conventional FETs in that they additionally include a floating gate and tunnel oxide layer formed underneath the control gate.

The cells illustrated in FIG. 1 are designated using the notation Tn,m, where m is the row (wordline) number and n is the column (bitline) number. The control gates of the cells are connected to respective wordlines and the drains of the cells are connected to respective bitlines as illustrated. The sources of all of the cells are connected to the common terminal Vs, which is connected to the power supply 106. The connection to the power supply 106 is not shown.

A typical prior art method of reading the cell is by applying typically 4 to 5 volts to the control gate of the cell, applying about 1 volt to the bitline to which the drain of the cell is connected, grounding the source of the cell, and sensing the bitline current. If the cell is programmed and the threshold voltage is relatively high (≈4 volts), the bitline current will be zero or at least relatively low. If the cell is not programmed or erased, the threshold voltage will be relatively low (≈2 volts), the control gate voltage will enhance the channel, and the bitline current will be relatively high. Reading is preferably performed using sense amplifiers and a reference current array, the details of which are not a particular subject matter of the present invention.

FIG. 2 shows a single flash memory cell 200 with read voltages applied to the terminals of the flash memory cell 200 during a read operation in accordance with the prior art. During read, a read voltage of from about 4 to 5 volts is applied to the terminal 202 via the wordline attached to the gate of the cell being read. A read voltage of about 1 volt is applied to the terminal 204 via the bitline attached to the drain of the cell being read. The source terminal 206 is connected to ground (0 volts) via a line that is electrically connected to a common terminal. As is known in the flash memory art, all of the sources are connected to a common terminal. Zero voltage is applied to the terminal 208 that is electrically connected to the substrate, which is also common to all the cells in the device. During read the transistor is in saturation and line 210 shows the inversion region and shows the strength of the electric field at the source end of the tunnel oxide. As can be appreciated, a voltage differential of from 4 to 5 volts is applied between the gate terminal and source terminal of all of the bits attached to the wordline of the cell being read.

FIG. 3 shows a single flash memory cell 300 with read voltages applied to the terminals of the flash memory cell 300 during a read operation in accordance with the present invention. During read, a gate read voltage of about 4 to 5 volts is applied to the terminal 202 via the wordline attached to the gate of the cell being read, a zero voltage is applied to the bitline to which the cell being read is attached via the terminal 304 and a voltage of a about 2 volts is applied to the source via a line that is electrically attached to a common terminal. During read, the substrate is connected to ground via terminal 308. This allows the cell to be read from the source side and reduces the electric field. Because the source junction is a graded junction, the doping is less and therefore does not generate hot carriers and reduces the stress in the tunnel oxide in the source region.

FIG. 4 is a simplified electrical schematic diagram 400 of several flash EEPROM cells showing voltages being applied to the terminals of the several flash memory cells during a read operation in accordance with the prior art. Shown in FIG. 4 are three wordlines WL1 through WL3 and four bitlines BL1 through BL4. At the intersection of each wordline and each bitline is located a memory cell, such as the one indicated at 402. Lines 404 connect the source of each cell to common source terminal Vs. Lines 406 connect the substrate of each cell to a common substrate terminal Vsubstrate. During read all of the bitlines of the flash memory device are connected to ground except the bitline attached to the cell being read. For example, if the cell indicated at 408 is to be read, bitlines BL1, BL3 and BL4 are connected to ground (0 volts) and BL2 has a voltage of approximately 1 volt or less applied. In addition, in order to read cell 408 wordlines WL1, and WL3 are connected to ground and wordline WL2 has a voltage of approximately 4 to 5 volts applied. The source and substrate terminals are grounded (0 volts).

FIG. 5 is a simplified electrical schematic diagram 500 of the several flash EEPROM cells as shown in FIG. 4 showing voltages being supplied to the terminals of the several flash memory cells during a read operation in accordance with the present invention. Shown in FIG. 5 are the three wordlines WL1, through WL3 and the four bitlines BL1 through B4. During read in accordance with the present invention, all bitlines are grounded (0 volts) including the bitline to which the bit being read (408) is attached. All wordlines are grounded (0 volts) except the wordline WL2 to which the bit being read is attached has a voltage of between 4 to 5 volts applied. The common source terminal Vs has a voltage of 2 volts or less applied. The common substrate terminal Vsubstrate is grounded (0 volts).

In summary, the present invention overcomes the limitations of the prior art and fulfills the need for a method of reading a flash memory device that reduces the electric field in the source side tunnel oxide region of a flash memory device.

The foregoing description of the embodiment of the invention has been presented for purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed. Obvious modifications or variations are possible in light of the above teachings. The embodiment was chosen and described to provide the best illustration of the principles of the invention and its practical application to thereby enable one of ordinary skill in the art to utilize the invention in various embodiments and with various modifications as are suited to the particular use contemplated. All such modifications and variations are within the scope of the invention as determined by the appended claims when interpreted in accordance with the breadth to which they are fairly, legally, and equitably entitled.

Cleveland, Lee, Haddad, Sameer S.

Patent Priority Assignee Title
10146451, Dec 10 2015 SK HYNIX INC Reducing read disturb in data storage
10535410, May 22 2015 SK Hynix Inc. Hybrid read disturb count management
6697283, Jan 03 2001 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Temperature and voltage compensated reference current generator
7177977, Mar 19 2004 SanDisk Technologies, Inc Operating non-volatile memory without read disturb limitations
7212435, Jun 30 2004 Round Rock Research, LLC Minimizing adjacent wordline disturb in a memory device
7257024, Jun 30 2004 Round Rock Research, LLC Minimizing adjacent wordline disturb in a memory device
7262994, Dec 06 2005 SanDisk Technologies, Inc System for reducing read disturb for non-volatile storage
7272039, Jun 30 2004 Round Rock Research, LLC Minimizing adjacent wordline disturb in a memory device
7280402, Jun 30 2003 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Method for reading flash memory cell, NAND-type flash memory apparatus, and NOR-type flash memory apparatus
7295473, Dec 06 2005 SanDisk Technologies, Inc System for reducing read disturb for non-volatile storage
7349258, Dec 06 2005 SanDisk Technologies, Inc Reducing read disturb for non-volatile storage
7349260, Dec 29 2005 SanDisk Technologies LLC Alternate row-based reading and writing for non-volatile memory
7372730, Jan 26 2004 SanDisk Technologies LLC Method of reading NAND memory to compensate for coupling between storage elements
7440318, Dec 06 2005 SanDisk Technologies, Inc Reducing read disturb for non-volatile storage
7443726, Dec 29 2005 SanDisk Technologies, Inc Systems for alternate row-based reading and writing for non-volatile memory
7447065, Dec 06 2005 SanDisk Technologies, Inc Reducing read disturb for non-volatile storage
7447076, Sep 29 2006 SanDisk Technologies, Inc Systems for reverse reading in non-volatile memory with compensation for coupling
7471565, Aug 22 2006 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Reducing effects of program disturb in a memory device
7495956, Dec 06 2005 SanDisk Technologies, Inc Reducing read disturb for non-volatile storage
7573747, Dec 29 2005 SanDisk Technologies, Inc Alternate row-based reading and writing for non-volatile memory
7623385, Jun 01 2007 Hynix Semiconductor Inc. Method of reading flash memory device for depressing read disturb
7684247, Sep 29 2006 SanDisk Technologies, Inc Reverse reading in non-volatile memory with compensation for coupling
7715234, Feb 22 2006 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Reducing effects of program disturb in a memory device
7729171, Apr 12 2006 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Multiple select gate architecture with select gates of different lengths
7733705, Mar 13 2008 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Reduction of punch-through disturb during programming of a memory device
7848144, Jun 16 2008 Western Digital Israel Ltd Reverse order page writing in flash memories
7889560, Dec 29 2005 SanDisk Technologies, Inc Alternate row-based reading and writing for non-volatile memory
7898861, Aug 22 2006 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Reducing effects of program disturb in a memory device
7924619, Mar 28 2006 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Programming method to reduce word line to word line breakdown for NAND flash
7940573, Jul 12 2006 UNISANTIS ELECTRONICS SINGAPORE PTE LTD Nonvolatile semiconductor memory and method for driving the same
7940574, Jul 12 2006 UNISANTIS ELECTRONICS SINGAPORE PTE LTD Nonvolatile semiconductor memory and method of driving the same
8023329, Feb 22 2006 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Reducing effects of program disturb in a memory device
8098526, Sep 29 2006 SanDisk Technologies LLC Reverse reading in non-volatile memory with compensation for coupling
8159879, Aug 22 2006 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Reducing effects of program disturb in a memory device
8164950, Mar 13 2008 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Reduction of punch-through disturb during programming of a memory device
8325520, Aug 22 2006 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Reducing effects of program disturb in a memory device
8339855, Jun 16 2008 Western Digital Israel Ltd Reverse order page writing in flash memories
8659945, Feb 12 2010 Samsung Electronics Co., Ltd. Nonvolatile memory device and method of operating same
8811074, Apr 03 2012 Seagate Technology LLC Parametric tracking to manage read disturbed data
9257180, Jan 25 2008 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Random telegraph signal noise reduction scheme for semiconductor memories
Patent Priority Assignee Title
5416738, May 27 1994 SMART MEMORY SOLUTIONS LLC Single transistor flash EPROM cell and method of operation
5438542, May 28 1993 Kabushiki Kaisha Toshiba Nonvolatile semiconductor memory device
5894438, Jun 26 1997 Hyundai Electronics Industries Co., Ltd. Method for programming and erasing a memory cell of a flash memory device
5896314, Mar 05 1997 MACRONIX INTERNATIONAL CO , LTD Asymmetric flash EEPROM with a pocket to focus electron injection and a manufacturing method therefor
RE36210, Jun 15 1994 Texas Instruments Incorporated Circuit and method for erasing EEPROM memory arrays to prevent over-erased cells
/////////////////
Executed onAssignorAssigneeConveyanceFrameReelDoc
Jan 19 2000CLEVELAND, LEEAdvanced Micro Devices, INCASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0105820443 pdf
Jan 26 2000HADDAD, SAMEER S Advanced Micro Devices, INCASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0105820443 pdf
Jan 31 2000Advanced Micro Devices, Inc.(assignment on the face of the patent)
Jan 31 2007SPANSION INC Spansion LLCASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0190690094 pdf
Jan 31 2007Advanced Micro Devices, INCSPANSION INC ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0190280656 pdf
May 10 2010Spansion LLCBARCLAYS BANK PLCSECURITY AGREEMENT0245220338 pdf
May 10 2010SPANSION TECHNOLOGY INC BARCLAYS BANK PLCSECURITY AGREEMENT0245220338 pdf
Mar 12 2015BARCLAYS BANK PLCSPANSION TECHNOLOGY LLCRELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS 0352010159 pdf
Mar 12 2015BARCLAYS BANK PLCSpansion LLCRELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS 0352010159 pdf
Mar 12 2015Cypress Semiconductor CorporationMORGAN STANLEY SENIOR FUNDING, INC CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429 ASSIGNOR S HEREBY CONFIRMS THE SECURITY INTERST 0580020470 pdf
Mar 12 2015Spansion LLCMORGAN STANLEY SENIOR FUNDING, INC CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429 ASSIGNOR S HEREBY CONFIRMS THE SECURITY INTERST 0580020470 pdf
Mar 12 2015Spansion LLCMORGAN STANLEY SENIOR FUNDING, INC SECURITY INTEREST SEE DOCUMENT FOR DETAILS 0352400429 pdf
Mar 12 2015Cypress Semiconductor CorporationMORGAN STANLEY SENIOR FUNDING, INC SECURITY INTEREST SEE DOCUMENT FOR DETAILS 0352400429 pdf
Jun 01 2015Spansion, LLCCypress Semiconductor CorporationASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0360300001 pdf
Sep 28 2017MORGAN STANLEY SENIOR FUNDING, INC Spansion LLCRELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS 0440520280 pdf
Sep 28 2017Cypress Semiconductor CorporationMONTEREY RESEARCH, LLCASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0440510244 pdf
Sep 28 2017MORGAN STANLEY SENIOR FUNDING, INC Cypress Semiconductor CorporationRELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS 0440520280 pdf
Date Maintenance Fee Events
Sep 29 2004M1551: Payment of Maintenance Fee, 4th Year, Large Entity.
Sep 18 2008M1552: Payment of Maintenance Fee, 8th Year, Large Entity.
Oct 04 2012M1553: Payment of Maintenance Fee, 12th Year, Large Entity.


Date Maintenance Schedule
May 29 20044 years fee payment window open
Nov 29 20046 months grace period start (w surcharge)
May 29 2005patent expiry (for year 4)
May 29 20072 years to revive unintentionally abandoned end. (for year 4)
May 29 20088 years fee payment window open
Nov 29 20086 months grace period start (w surcharge)
May 29 2009patent expiry (for year 8)
May 29 20112 years to revive unintentionally abandoned end. (for year 8)
May 29 201212 years fee payment window open
Nov 29 20126 months grace period start (w surcharge)
May 29 2013patent expiry (for year 12)
May 29 20152 years to revive unintentionally abandoned end. (for year 12)