The present invention provides a method for making the bottom electrode of a buried capacitor, which is characterized by protecting the non-bottom electrode region with a LPD oxide layer to prevent the impurities within the doped si glass remaining in non-bottom electrode region from driving into the substrate during annealing, thus non-desired diffusing region connecting to the bottom electrode will be generated. Consequently, the leakage current existing in conventional buried capacitor will be effectively reduced according to the method of this present invention.
|
1. A method for making the bottom electrode of a buried capacitor, comprising the following steps:
providing a first type si-substrate with a patterned trench; forming a first oxide layer to conformally overlay the side wall of the trench; filling a photoresist into the trench by means of photolithography and etching-back; forming a second oxide layer to conformally overlay the first oxide layer by means of liquid phase deposition (LPD); removing the photoresist on the bottom of the trench; removing the first oxide layer uncovered by the second oxide layer to expose the side wall of the trench; forming a second type si-glass layer to conformally overlay the second oxide layer and the side wall of the trench; forming a passivation layer on the second type si-glass layer; annealing to drive the impurities within the second type si-glass layer to diffuse into the si-substrate and form a second type diffusion region as the bottom electrode of a buried capacitor; and removing the passivation layer, the si-glass layer, the second oxide layer and the first oxide layer in series.
13. A method for making the bottom electrode of a buried capacitor, comprising the following steps:
providing a first type si-substrate; forming a hard mask on the first type si-substrate, wherein the hard mask has an opening exposing the si-substrate; etching the first type si-substrate within the opening by using the hard mask as an etching mask, and forming a trench in the first type si-substrate; forming a first oxide layer to conformally overlay the hard mask and the side wall of the trench; forming a first photoresist on the first oxide layer and filling the trench by means of photolithography; removing the first photoresist on the hard mask and the top portion within the trench to form a second photoresist on the bottom of the trench; forming a second oxide layer to conformally overlay the hardmask and the first oxide layer in the trench by means of liquid phase deposition (LPD); removing the second photoresist on the bottom of the trench; removing the first oxide layer uncovered by the second oxide layer to expose the side wall of the trench; forming a second type si-glass layer to conformally overlay the second oxide layer and the side wall of the trench; forming a passivation layer on the second type si-glass layer; annealing to drive the impurities within the second type si-glass layer to diffuse into the first type si-substrate and form a second type diffusion region as the bottom electrode of a buried capacitor; and removing the passivation layer, the si-glass layer, the second oxide layer and the first layer in series.
2. The method as claimed in
4. The method as claimed in
5. The method as claimed in
6. The method as claimed in
7. The method as claimed in
8. The method as claimed in
9. The method as claimed in
11. The method as claimed in
12. The method as claimed in
14. The method as claimed in
16. The method as claimed in
17. The method as claimed in
18. The method as claimed in
19. The method as claimed in
20. The method as claimed in
21. The method as claimed in
23. The method as claimed in
24. The method as claimed in
|
|||||||||||||||||||||||||||
1. Field of the Invention
The present invention relates to a method for making buried bottom electrodes, and particularly relates to a method for making the bottom electrode of a buried capacitor, which can improve the vertical leakage current.
2. Description of the Prior Art
Deep trench has been widely used in advanced DRAM technology, wherein the capacitors are buried in the trench. The electronic property of the DRAM is based on the charge-storing capacity, which is determined by the area of the electrodes of the capacitor. Recently, the effective region for bottom electrodes of the buried capacitors can be defined by photolithography and etching processes. The processes for fabricating the traditional buried capacitor are illustrated in FIG. 1A to FIG. 1E.
Referring to FIG. 1A, a P-type Si substrate is provided. A pad oxide layer 110 with a thickness of about 45 Å is formed on the substrate 100 by way of thermal oxidation. A silicon nitride layer 120 and a TEOS layer 130 are deposited on the pad oxide layer 110 in series. Then, a photoresist pattern 140 with an opening for etching is formed on the TEOS layer 130 by photolithography and etching processes.
Referring to FIG. 1B, by using the photoresist pattern 140 as an etching mask, the exposed TEOS layer 130 within the opening, and the silicon nitride layer 120, the pad oxide layer 110 underlying the exposed TEOS layer 130 are removed by dry-etching to pattern a hard mask 150. Then, the photoresist pattern 140 is removed. The substrate 100 unshielded by the hard mask 150 is etched to form a trench 160 with a depth ranging from 7 μpm to 8 μm.
Referring to FIG. 1C, a N-type Si-glass, such as AsSG, is deposited to comfortably cover the TEOS layer 130 and the side wall of the trench 160. Then, a photoresist layer 180 is formed on the Si substrate 170, and filled the trench 160.
Referring to FIG. 1D, a photoresist 180 with a thickness of about 4∼6 μm and the remained N-type Si glass 170 are left on the bottom of the trench 160 to define the predetermined region 185 for the bottom electrode by etching back the photoresist 180 and the N-type Si glass 170.
Referring to FIG. 1E, a TEOS layer with a thickness ranging from 100 Å∼300 Å (unshown) is deposited after removing the photoresist layer 180. Then, an annealing treatment is applied to drive the N-type impurities within the Si-glass 170 to diffuse into the bottom electrode region 185 through the side wall of the trench 160, thus a bottom electrode 190 consisting of N-type diffusion region is generated.
However, when wet etching is used to define the predetermined region 185 for the bottom electrode 190, some remains of the N-type Si-glass 170 will be left beside the predetermined region 185 for the bottom electrode, and particularly the side wall of the trench upside the predetermined region 185 for the bottom electrode 190. The N-type impurities within the remains left beside the predetermined region 185 for the bottom electrode 190 will be driven to diffuse into the P-type substrate 100 during annealing, thus a non-desired N-type diffusion region connecting to the bottom electrode 190 is generated. Accordingly, a serious leakage current will appear in the buried capacitor comprising the bottom electrode made according to the above-mentioned method.
The object of the present invention is to reduce the above-mentioned leakage current and to provide a method for making the bottom electrode of a buried capacitor. This present method is characterized by protecting the non-bottom electrode region with a LPD oxide layer to prevent the impurities within the doped Si-glass remained in non-bottom electrode region from driving into the substrate during annealing. Thus non-desired diffusing region connecting to the bottom electrode will be generated. Consequently, the leakage current existing in conventional buried capacitor will be effectively reduced according to the method disclosed in this present invention.
The present invention will become more fully understood from the detailed description given hereinbelow and the accompanying drawings, given by way of illustration only and thus not intended to be limitative of the present invention.
FIG. 1A∼1E are cross-sectional views of processes for making the bottom electrode of a conventional buried capacitor.
FIG. 2A∼2F are cross-sectional views of a method for making the bottom electrode of a buried capacitor according to an embodiment of this invention.
A method for making the bottom electrode of a buried capacitor is provided, which begins with providing a first type Si-substrate. Then, a trench in the first type Si-substrate for forming the buried capacitor therein is difined. A first oxide layer, such as SiO2 layer, is formed to comfortably cover the side wall of the trench. A photoresist with a desired thickness is filled on bottom of the trench by photolithography and etching back. Then, a second oxide layer, such as a SiO2 layer with a thickness ranging from 100 Å∼300 Å, is formed by way of liquid phase deposition (LPD) to comfortably cover the first oxide layer. The LPD SiO2 can be generated by the reaction of H2 SiF6 and H2 O (H2 SiF6 +2H2 O→6HF+SiO2). Removing the photoresist on the bottom of the trench, the first oxide layer unshielded by the second oxide layer is removed to expose the side wall of the trench. Subsequently, a second type Si-glass is deposited to comformally cover the second oxide layer and the exposed side wall of the trench. Then, a passivation layer, such as a TEOS layer with a thickness of 100 Å, is deposited on the second type Si-glass. Afterwards, an annealing is applied to drive the impurities within the second type Si-glass to diffuse into the first type substrate through the exposed side wall passivated by the passivation layer. Thus a bottom electrode consisting of the second type diffusion region is generated.
As described above, when the first type is P-type, the second type is N-type, and the second type Si-glass consists of either AsSG or PSG. Alternatively, when the first type is N-type, the second type is P-type, and the second type Si-glass consists of BSG.
According to the above-mentioned method, the non-bottom electrode region is protected by a LPD oxide layer, therefore the impurities within the second type Si-glass remained in non-bottom electrode region are prevented from driving into the first type substrate during anneal. Thus non-desired diffusing region connecting to the bottom electrode will be generated. Consequently, the leakage current existing in conventional buried capacitor will be effectively reduced according to the method disclosed in this present invention.
Also, another method for making the bottom electrode of a buried capacitor is provided, which begins with providing a first type Si-substrate. Then, a hard mask with an opening exposing the substrate is formed on the first-type substrate. By using the hard mask as an etching mask, the exposed substrate in the opening is removed, and a trench for forming a buried capacitor therein is produced. A first oxide layer, such as a SiO2 layer with a thickness of 10 Å, is formed by thermal oxidation or O3 -oxidation to comfortably cover the hard mask and the side wall of the trench. A first photoresist is formed on the first oxide layer and filled the trench by photolithography, then a second photoresist with a desired depth is left on the bottom of the trench by etching the first photoresist on the first oxide layer and the top portion within the trench. Subsequently, a second oxide layer, such as a SiO2 layer with a thickness ranging from 100 Å∼300 Å, is formed by way of liquid phase deposition (LPD) to conformally cover the hard mask and the first oxide layer. The LPD SiO2 can be generated by the reaction of H2 SiF6 and H2 O (H2 SiF6 +2H2 O→6HF+SiO2). Removing the second photoresist on the bottom of the trench, the first oxide layer unshielded by the second oxide layer is removed by wet dipping to expose the side wall of the trench. A second type Si-glass is deposited to conformally cover the second oxide layer and the exposed side wall of the trench. Then, a passivation layer, such as a TEOS layer with a thickness of 100 Å, is deposited on the second-type Si-glass. Afterwards, an annealing is applied at 1050°C for 20 minutes to drive the impurities within the second type Si-glass to diffuse into the first type Si-substrate through the exposed side wall passivated by the passivation layer. Thus, a diffusion region consisting of the second type impurities is generated and used as the bottom electrode of a buried capacitor. Finally, the passivation layer, the Si-glass layer, the second oxide layer and the first oxide layer are removed by wet etching using either HF, DHF, or BHF solution as the etchant.
As described above, when the first type is P-type, the second type is N-type, and the Si-glass doped with the second type impurities consists of either AsSG or PSG. Alternatively, when the first type is N-type, the second type is P-type, and the Si-glass doped with the second type impurities consists of BSG.
First, referring to FIG. 2A, a P-type Si-substrate 200 was provided. A pad oxide layer 210 with a thickness of about 45 Åwas formed on the substrate 200. The pad oxide layer 210 can be formed by either thermal oxidation or CVD. Then, a silicon nitride layer 220 and a TEOS layer 230 were deposited on the pad oxide layer 210 in series by CVD. Afterwards, a photoresist pattern 240 with an opening 245 for etching was formed on the TEOS layer 230.
Next, referring to FIG. 2B, by using the photoresist pattern 240 as a mask, the exposed TEOS layer 230 in the opening 245 and the silicon nitride layer 220 and pad oxide layer 210 were etched to form a hard mask 250. Then the photoresist pattern 240 was removed. A trench with a depth of about 7∼8 μm was formed by etching the substrate 200 unshielded by the hard mask 250. A thin oxide layer 270 with a thickness of about 10 Å was formed on the TEOS 230 and the inner side-walls of the trench 260 by dry oxidation, such as thermal oxidation or O3 -oxidation.
Next, referring to FIG. 2C, a photoresist layer 280 was formed on the thin oxide layer 270 and filled the trench 260 by photolithography. Then, the photoresist layer 280 on the hard mask 250 and partial of the photoresist layer 280 were removed by etching back, and a photoresist 280 with a thickness of about 4∼6 μm was remained on the bottom of the trench 260 to define the predetermined region 285 for bottom electrodes of the buried capacitor.
Afterwards, a LPO (liquid phase oxide) layer 290 with a thickness of about 300 Å was deposited on the thin oxide layer 270 by liquid phase deposition (LPD). Owing to the fact that the LPO layer can only deposit on the oxide layer, therefore the LPO layer 290 mentioned above did not deposit on the silicon nitride 220 and the photoresist layer 280.
Next, referring to FIG. 2D, the photoresist 280 within the bottom of the trench 260 was removed by either dry etching or wet etching. Then, the thin oxide layer 270 located in the predetermined region 285 for bottom electrodes and unshieled by the LPO layer 290 was removed to expose the substrate 200.
Next, referring to FIG. 2E, a CVD AsSG layer 300 was formed on the LPO layer 290 and the side wall of the trench 260 surrounded by the predetermined region 285 of the bottom electrode 285. Then a TEOS layer 310 was formed on the AsSG layer 300.
Referring to FIG. 2F, an annealing was applied at 1050°C for 20 minutes to drive the As ions within the AsSG 300 to diffuse into the predetermined region 285 of the bottom electrode through the side wall of the trench 260. Subsequently, a bottom electrode 320 consists of As diffusion region was generated. Then, the TEOS layer 310, the AsSG layer 300, the LPO layer 290 and the thin oxide layer 270 were removed by wet etching using either HF, DHF or BHF solution.
The foregoing description of the preferred embodiments of this invention has been presented for purposes of illustration and description. Obvious modifications or variations are possible in light of the above teaching. The embodiments were chosen and described to provide the best illustration of the principles of this invention and its practical application to thereby enable those skilled in the art to utilize the invention in various embodiments and with various modifications as are suited to the particular use contemplated. All such modifications and variations are within the scope of the present invention as determined by the appended claims when interpreted in accordance with the breadth to which they are fairly, legally, and equitably entitled.
Chang, Wen-Pin, Chang, Ming-Lun
| Patent | Priority | Assignee | Title |
| 6420239, | May 31 2000 | Qimonda AG | Memory cell with trench capacitor and method of fabricating the memory cell |
| 6486024, | May 24 2000 | Qimonda AG | Integrated circuit trench device with a dielectric collar stack, and method of forming thereof |
| 6528384, | Mar 17 2000 | Qimonda AG | Method for manufacturing a trench capacitor |
| 6541347, | May 31 2000 | Nanya Technology Corporation | Method of providing planarity of a photoresist |
| 6544856, | Jun 13 2000 | Infineon Technologies AG | Method for increasing the trench capacitance |
| 6767786, | Apr 14 2003 | Nanya Technology Corporation | Method for forming bottle trenches by liquid phase oxide deposition |
| 6867091, | Apr 28 2004 | Nanya Technology Corporation | Method for forming deep trench capacitor with liquid phase deposition oxide as collar oxide |
| 7094659, | Oct 14 2003 | CHANG LIAO HOLDINGS, LLC | Method of forming deep trench capacitors |
| Patent | Priority | Assignee | Title |
| 5618751, | May 23 1996 | International Business Machines Corporation | Method of making single-step trenches using resist fill and recess |
| 5981332, | Sep 30 1997 | GLOBALFOUNDRIES Inc | Reduced parasitic leakage in semiconductor devices |
| 6057216, | Dec 09 1997 | Siemens Aktiengesellschaft | Low temperature diffusion process for dopant concentration enhancement |
| 6090661, | Mar 19 1998 | Invensas Corporation | Formation of novel DRAM cell capacitors by integration of capacitors with isolation trench sidewalls |
| Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
| Feb 29 2000 | CHANG, MING-LUN | Winbond Electronics Corp | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 010698 | /0976 | |
| Mar 04 2000 | CHANG, WEN-PIN | Winbond Electronics Corp | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 010698 | /0976 | |
| Mar 22 2000 | Winbond Electronics Corp. | (assignment on the face of the patent) | / |
| Date | Maintenance Fee Events |
| Sep 27 2004 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
| Sep 23 2008 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
| Sep 14 2012 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
| Date | Maintenance Schedule |
| Jun 12 2004 | 4 years fee payment window open |
| Dec 12 2004 | 6 months grace period start (w surcharge) |
| Jun 12 2005 | patent expiry (for year 4) |
| Jun 12 2007 | 2 years to revive unintentionally abandoned end. (for year 4) |
| Jun 12 2008 | 8 years fee payment window open |
| Dec 12 2008 | 6 months grace period start (w surcharge) |
| Jun 12 2009 | patent expiry (for year 8) |
| Jun 12 2011 | 2 years to revive unintentionally abandoned end. (for year 8) |
| Jun 12 2012 | 12 years fee payment window open |
| Dec 12 2012 | 6 months grace period start (w surcharge) |
| Jun 12 2013 | patent expiry (for year 12) |
| Jun 12 2015 | 2 years to revive unintentionally abandoned end. (for year 12) |