Methods of forming integrated circuit capacitors (e.g., DRAM capacitors) include the steps of forming a first capacitor electrode (e.g., polysilicon electrode) on a substrate and then forming a titanium nitride layer on the first capacitor electrode. A tantalum pentoxide dielectric layer is then formed on an upper surface of the titanium nitride layer. A step is then performed to convert the underlying titanium nitride layer into a titanium oxide layer. A second capacitor electrode is then formed on the tantalum pentoxide layer. The step of converting the titanium nitride layer into a titanium oxide layer is preferably performed by annealing the tantalum pentoxide layer in an oxygen ambient in a range between about 700°C and 900°C This oxygen ambient provides free oxygen to fill vacancies within the tantalum oxide layer and also provides free oxygen which diffuses into the underlying titanium nitride layer.
|
1. A method of forming an integrated circuit device, comprising the steps of:
forming a first conductive layer on a substrate; forming a nitride compound layer on the first conductive layer; forming a dielectric layer on the nitride compound layer, opposite the first conductive layer; converting the nitride compound layer into an oxygen compound layer.
12. A method of forming an integrated circuit capacitor, comprising the steps of:
forming a first capacitor electrode over a substrate; forming a titanium nitride layer on the first capacitor electrode; forming a tantalum pentoxide dielectric layer on the titanium nitride layer; annealing the tantalum pentoxide dielectric layer in an oxygen ambient to convert the titanium nitride layer into the titanium oxide layer; and forming a second capacitor electrode on the tantalum pentoxide layer, opposite the first capacitor electrode.
13. A method of forming an integrated circuit capacitor, comprising the steps of:
forming a first capacitor electrode over a substrate; forming a titanium nitride layer on the first capacitor electrode; removing a portion of titanium nitride layer to expose the first portion of the first capacitor electrode; annealing the substrate in a nitrogen ambient; forming a tantalum pentoxide dielectric layer on the remainder of the titanium nitride layer and the exposed first capacitor; annealing the tantalum pentoxide dielectric layer in an oxygen ambient to convert titanium nitride layer into a titanium oxide layer and to form a silicon oxynitride layer on the exposed first capacitor electrode; and forming a second capacitor electrode on the tantalum pentoxide layer.
2. The method of
forming a titanium metal layer on the first conductive layer; converting the titanium metal layer to titanium nitride layer by annealing the titanium metal layer in a nitrogen ambient.
3. The method of
4. The method of
5. The method of
6. The method of
7. The method of
8. The method of
removing a portion of the nitride compound layer to expose a portion of the first conductive layer; and forming a slilconoxynitride layer on the exposed portion of the first conductive layer.
9. The method of
annealing the exposed portion of the first conductive layer in a nitrogen ambient; forming a tantalum pentoxide layer on the exposed portion of the first conductive layer; annealing the tantalum pentoxide layer in a oxygen ambient.
10. The method of
11. The method of
removing a portion of the nitride compound layer to expose a portion of the conductive layer; and forming a silicon oxynitride layer on the exposed portion of the first conductive layer.
|
|||||||||||||||||||||||||||||
This application is related to Korean Application No. 98-43554, filed Oct. 19, 1998, the disclosures of which are hereby incorporated herein by reference.
The present invention relates to integrated circuit devices and methods of forming integrated circuit devices, and more particularly to integrated circuit capacitors and methods of forming integrated circuit capacitors.
It is generally desirable to make memory cells as small as possible so that more memory cells can be integrated into each chip. Higher capacitance storage capacitors can also provide better definition when reading the memory cell, lower soft error rate, and enable lower voltage operation. Therefore, if memory cells can be made smaller and with higher capacitance, semiconductor memory devices can become more highly integrated.
Capacitors having three-dimensional structures have been proposed in an attempt to increase cell capacitance. These types of capacitors usually have a lower electrode in the shape of a fin, a box, or a cylinder. However, the manufacturing processes for forming capacitors with three-dimensional electrode structures may be complicated and defects may be easily generated during the manufacturing processes. Accordingly, research into the use of high dielectric materials for increasing the capacitance of capacitors is actively being conducted to avoid the need for forming capacitor electrodes having three-dimensional structure. Similarly, the use of thin dielectric materials having stable dielectric characteristics are also being considered.
Unfortunately, high dielectric materials such as tantalum pentoxide (Ta2 O5) have reduced dielectric strength when formed as relatively thin layers. For example, whereas bulk tantalum pentoxide may have a dielectric constant in a range between about 22 and 25, thin tantalum pentoxide layers having thickness in a range between about 50 A and 100 A may only have dielectric constants at levels of about 5-6 when used as capacitor dielectric material. This reduction may be due to the formation of a thin natural oxide layer at an interface between a capacitor electrode and the tantalum pentoxide layer. This thin natural oxide layer reduces the net dielectric constant of the resulting composite dielectric layer containing both the natural oxide layer and tantalum pentoxide layer. This tantalum pentoxide layers may also have relatively poor leakage current and breakdown characteristics. Conventional techniques for forming integrated circuit capacitors having tantalum oxide dielectric layers are described in an article by K. W. Kwon et al., entitled "Ta2 O5 /TiO2 Composite Films for High Density DRAM Capacitors", Technical Digest of the 1993 VLSI Technology Symposium" and in U.S. Pat. Nos. 4,734,340, 5,111,355 and 5,142,438.
Notwithstanding these conventional techniques, there continues to be a need for improved methods of forming integrated circuit capacitors having high dielectric strength and reduced leakage current characteristics.
It is therefore an object of the present invention to provide improved methods of forming integrated circuit capacitors.
It is another object of the present invention to provide methods of forming integrated circuit capacitors having improved dielectric characteristics.
It is still another object of the present invention to provide methods of forming integrated circuit capacitors containing high dielectric strength materials.
These and other objects, advantages and features of the present invention can be provided by methods of forming integrated circuit capacitors (e.g., DRAM capacitors) that include the steps of forming a first capacitor electrode (e.g., polysilicon electrode) on a substrate and then forming a titanium nitride layer on the first capacitor electrode. A tantalum pentoxide dielectric layer is then formed on an upper surface of the titanium nitride layer. A step is then performed to convert the underlying titanium nitride layer into a titanium oxide layer. A second capacitor electrode is then formed on the tantalum pentoxide layer. The step of converting the titanium nitride layer into a titanium oxide layer is preferably performed by annealing the tantalum pentoxide layer in an oxygen ambient at a temperature in a range between about 700°C and 900°C This oxygen ambient provides free oxygen to fill vacancies within the tantalum oxide layer and also provides free oxygen which diffuses into the underlying titanium nitride layer.
According to one preferred aspect of the present invention, the step of forming a titanium nitride layer comprises the steps of depositing a layer of titanium metal on the first capacitor electrode and then converting the layer of titanium metal to titanium nitride by annealing the deposited layer of titanium metal in a nitrogen ambient. Alternatively, the step of forming a titanium nitride layer may comprise the step of depositing titanium nitride on the first capacitor electrode using a titanium chloride source gas.
According to another embodiment of the present invention, methods of forming integrated circuit capacitors include the steps of forming a first polysilicon capacitor electrode on a substrate and forming a titanium nitride layer on the first polysilicon capacitor electrode. Thereafter, a portion of the titanium nitride layer is removed to expose a portion of the first polysilicon electrode. As a preferred embodiment in accordance with this invention, the substrate can be annealed in an N2 ambient.
Thereafter, a tantalum pentoxide layer is formed on the exposed portion of the first polysilicon capacitor electrode, which is followed by annealing step in an oxygen ambient. Then a silicon oxynitride layer is partially formed on a portion of the first polysilicon capacitor electrode. To complete the capacitor structure, a second capacitor electrode is then formed on the tantalum pentoxide layer, opposite the silicon oxynitride layer. This embodiment comprises the steps of forming a first capacitor electrode over a substrate, forming a titanium nitride layer on the first capacitor electrode, and removing a portion of titanium nitride layer to expose the first portion of the first capacitor electrode. Thereafter, the substrate is annealed in a nitrogen ambient, and then a tantalum pentoxide dielectric layer is formed on the remainder of the titanium nitride layer and the exposed first capacitor. Further, the annealing the tantalum pentoxide dielectric layer in an oxygen ambient converts titanium nitride layer into a titanium oxide layer and forms a silicon oxynitride layer on the exposed first capacitor electrode. Finally, a second capacitor electrode is formed on the tantalum pentoxide layer.
Based on this second embodiment, the resulting integrated circuit capacitor may comprise a first capacitor electrode, a silicon oxynitride layer on a first portion of the first capacitor electrode and a titanium oxide layer on a second portion of the first capacitor electrode. A tantalum pentoxide layer is also provided on the silicon oxynitride layer and on the titanium oxide layer. A second capacitor electrode is also provided on the tantalum pentoxide layer. The second capacitor electrode preferably extends opposite the silicon oxynitride layer and titanium oxide layer. Thus, the resulting integrated circuit capacitor includes a composite dielectric layer. This composite dielectric layer includes silicon oxynitride and titanium oxide (on adjacent portions of a lower capacitor electrode) and an overlying tantalum pentoxide layer which contacts the underlying silicon oxynitride and titanium oxide.
FIGS. 1-3 are cross-sectional views of intermediate structures that illustrate methods of forming an integrated circuit capacitors according to a first embodiment of the present invention.
FIG. 4 is an electrical schematic of a conventional integrated circuit capacitor having a composite dielectric layer comprising silicon oxynitride and tantalum pentoxide.
FIG. 5 is an electrical schematic of an integrated circuit capacitor formed in accordance with the methods of FIGS. 1-3.
FIGS. 2 and 6-7 are cross-sectional views of intermediate structures that illustrate methods of forming an integrated circuit capacitors according to a second embodiment of the present invention.
FIG. 8 is an electrical schematic of an integrated circuit capacitor formed in accordance with the methods of FIGS. 2 and 6-7.
The present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the thickness of layers and regions are exaggerated for clarity. It will also be understood that when a layer is referred to as being "on" another layer or substrate, it can be directly on the other layer or substrate, or intervening layers may also be present. However, when a layer or region is described as being "directly on" another layer or region, no intervening layers or regions are present. Like numbers refer to like elements throughout.
Referring now to FIGS. 1"3, preferred methods of forming integrated circuit capacitors according to a first embodiment of the present invention will be described. In particular, FIG. 1 illustrates the steps of forming a plurality of shallow trench isolation (STI) regions 10 in a semiconductor substrate 30. These shallow trench isolation regions 10 may be patterned to define a semiconductor active region 11 within the substrate 30. A gate oxide layer may also be formed on the active region 11. Then, using techniques well known to those skilled in the art, a plurality of composite gate electrodes 12 may be formed on the active region 11 and trench isolation regions 10, as illustrated. These gate electrodes may constitute the gate electrodes (or word lines) of DRAM memory cell access transistors. Each of these gate electrodes 12 may comprise a composite of an underlying polysilicon layer, an intermediate silicide layer and an electrically insulating capping layer. Impurity regions 39 of predetermined conductivity type (e.g., N-type) may also be formed in the active region 11 in a self-aligned manner by implanting dopants into the substrate 30, using the gate electrodes 12 as an implant mask. Sidewall insulating spacers 12a may then be formed on sidewalls of the gate electrodes 12.
A first electrically insulating layer 33 may be deposited on the gate electrodes 12, as illustrated. Contact holes may then be defined in the first electrically insulating layer 33, to expose the impurity regions 39. These contact holes may then be filled with first conductive plugs 31 (e.g., polysilicon plugs). A second electrically insulating layer 35 may then be formed on the first electrically insulating layer 33, as illustrated. A contact hole may then be defined in the second electrically insulating layer 35, using photolithographically defined etching steps. As illustrated the contact hole may be defined to expose the central conductive plug 31. The contact hole may then be filled with a buried bit line contact 40 and then a bit line 13 may be defined on an upper surface of the second electrically insulating layer 35 using conventional metal deposition and patterning steps, for example.
A third electrically insulating layer 37 is then formed on the bit line 13 and the second electrically insulating layer 35, as illustrated. Using conventional techniques, a plurality of contact holes may be formed in the second and third electrically insulating layers 35 and 37. As illustrated, these contact holes are preferably formed to expose underlying conductive plugs 31. Conventional techniques may then be performed to define a plurality of buried contacts 14 in the contact holes and then define a plurality of first capacitor electrodes 15 (e.g., polysilicon electrodes) on an upper surface of the third electrically insulating layer 37. Many of the above-described steps are disclosed in U.S. Pat. No. 5,780,336 to Son, entitled "Methods of Forming Integrated Circuit Memory Devices Having Improved Storage Electrode Contact Regions Therein" and in U.S. Pat. No. 5,926,707 to Seo, entitled "Methods of Forming Integrated Circuit Memory Devices Having Deep Storage Electrode Contact Regions Therein for Improving Refresh Characteristics", assigned to the present assignee, the disclosure of which is hereby incorporated herein by reference.
Referring now to FIG. 2, a titanium nitride (TiN) layer 16 having a preferred thickness in a range between about 10 A and 200 A is then formed on the first capacitor electrodes 15, as illustrated. This titanium nitride layer 16 may be formed using a chemical vapor deposition (CVD) technique using titanium chloride (TiCI4) as a source gas. Alternatively, the titanium nitride layer 16 may be formed by depositing a titanium metal layer having a thickness in a range between about 10 A and 50 A using a chemical or physical deposition technique (CVD or PVD) and then phase transitioning the titanium metal layer into a titanium nitride layer by performing a heat treatment step (i.e., annealing step) while exposing the titanium metal layer to a nitrogen ambient.
Referring now to FIG. 3, a tantalum pentoxide (Ta2 O5) layer 18 having a preferred thickness in a range between about 20 A and 100 A is then formed on the titanium nitride layer 16. An annealing step is then performed, preferably at a temperature in a range between about 700°C and 900°C, while simultaneously exposing the tantalum pentoxide layer 18 to an oxygen (O2) ambient to improve the leakage current characteristics of the tantalum pentoxide layer 18. The temperature at which the annealing step is performed may be a fixed temperature or may vary. During this step, vacancies within the tantalum pentoxide layer 18 are preferably filled with oxygen. In addition, the occurrence of cross-diffusion of free oxygen from the ambient into the underlying titanium nitride layer 16 can be used advantageously to convert the underlying titanium nitride layer 16 into a titanium oxide (e.g., TiO2) layer 17. The deposition of titanium oxide directly onto the polysilicon first capacitor electrode 15 is not preferred since such deposition typically causes parasitic oxidation of the polysilicon therein. Such parasitic oxidation can lead to the undesirable formation of a parasitic capacitor having silicon dioxide as the dielectric. The capacitor structure is then completed by forming a second capacitor electrode 19 on the tantalum pentoxide layer 18. According to another preferred aspect of this embodiment of the invention, the cross-diffusion of oxygen and nitrogen may also result in the formation of a composite dielectric layer comprising an underlying silicon oxynitride layer (SiON), an intermediate titanium dioxide layer (TiO2) and an overlying tantalum pentoxide layer (Ta2 O5).
Referring now to FIG. 4, an electrical schematic of a conventional integrated circuit capacitor having a dielectric layer comprising a composite of a silicon oxynitride layer and a tantalum pentoxide layer is illustrated. In contrast, FIG. 5 is an electrical schematic of an integrated circuit capacitor formed in accordance with a first embodiment of the present invention where the dielectric layer comprises a composite of a titanium dioxide layer and a tantalum pentoxide layer.
Referring now to FIGS. 2 and 6-8, preferred methods of forming integrated circuit capacitors according to a second embodiment of the present invention are illustrated. In particular, FIG. 6 illustrates the performance of a titanium nitride etch-back step on the structure of FIG. 2, so that titanium nitride layers 20 are formed on sidewalls of the first capacitor electrode 15 and the upper surface of the first capacitor electrode 15 is exposed. Then, as illustrated by FIG. 7, a silicon oxynitride layer 22 (SiON) is formed on the exposed upper surface of the first capacitor electrode 15 by thermal annealing the structure of FIG. 6 in an ambient containing oxygen and nitrogen. During this step, the titanium nitride layers 20 are also converted into titanium dioxide layers 23. As a preferred embodiment in accordance with this invention, the whole titanium nitride layer 20 can be converted into titanium dioxide layers 23. As another preferred embodiment in accordance with this invention, only a part of the titanium nitride layer 20 can be converted into titanium dioxide layers 23. In the latter case, the remaining titanium nitride layer, which has not been converted into titanium dioxide layer, can be employed as a part of the bottom electrode of the capacitor. In addition, the remaining non-converted titanium nitride layer can be transformed into silicon oxynitride (SiON) either partially or as a whole. After this annealing step, a tantalum pentoxide layer 21 is formed on the sidewall titanium dioxide layers 23 and on the silicon oxynitride layer 22, as illustrated. Referring now to FIG. 8, an electrical schematic of the integrated circuit capacitor of FIG. 7 is illustrated. Here, the separate titanium dioxide layers 23 and silicon oxynitride layer 22 result in the formation of separate parallel capacitors 50 and 51 within the integrated circuit capacitor structure of FIG. 7. The electrical schematic of the preferred integrated circuit capacitor also includes a tantalum pentoxide capacitor 52 in series with the parallel combination of the titanium dioxide capacitor 50 and silicon oxynitride capacitor 51.
In the drawings and specification, there have been disclosed typical preferred embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.
| Patent | Priority | Assignee | Title |
| 10163908, | Jul 23 2013 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Array of conductive lines individually extending transversally across and elevationally over a mid-portion of individual active area regions |
| 10456043, | Jan 12 2017 | Align Technology, INC | Compact confocal dental scanning apparatus |
| 10680277, | Jun 07 2010 | Sapurast Research LLC | Rechargeable, high-density electrochemical device |
| 6380576, | Aug 31 2000 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Selective polysilicon stud growth |
| 6576977, | Sep 17 2002 | National Semiconductor Corporation | Low cost bias technique for dual plate integrated capacitors |
| 6649962, | Aug 31 2000 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Selective polysilicon stud growth |
| 6660584, | Aug 31 2000 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Selective polysilicon stud growth of 6F2 memory cell manufacturing having a convex upper surface profile |
| 6861691, | Aug 31 2000 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Selective polysilicon stud growth |
| 6974990, | Aug 31 2000 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Selective polysilicon stud growth |
| 7118960, | Aug 31 2000 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Selective polysilicon stud growth |
| 7205662, | Feb 27 2003 | DEMARAY, LLC | Dielectric barrier layer films |
| 7238628, | May 23 2003 | DEMARAY, LLC | Energy conversion and storage films and devices by physical vapor deposition of titanium and titanium oxides and sub-oxides |
| 7262131, | Feb 27 2003 | DEMARAY, LLC | Dielectric barrier layer films |
| 7268384, | Jul 07 2003 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Semiconductor substrate having first and second pairs of word lines |
| 7294545, | Jul 02 2003 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Selective polysilicon stud growth |
| 7300839, | Aug 31 2000 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Selective polysilicon stud growth |
| 7332389, | Jul 02 2003 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Selective polysilicon stud growth |
| 7378356, | Mar 16 2002 | DEMARAY, LLC | Biased pulse DC reactive sputtering of oxide films |
| 7381657, | Mar 16 2002 | DEMARAY, LLC | Biased pulse DC reactive sputtering of oxide films |
| 7404877, | Nov 09 2001 | DEMARAY, LLC | Low temperature zirconia based thermal barrier layer by PVD |
| 7413998, | Mar 16 2002 | DEMARAY, LLC | Biased pulse DC reactive sputtering of oxide films |
| 7419865, | Jul 07 2003 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Methods of forming memory circuitry |
| 7469558, | Jul 10 2001 | DEMARAY, LLC | As-deposited planar optical waveguides with low scattering loss and methods for their manufacture |
| 7544276, | Mar 16 2002 | DEMARAY, LLC | Biased pulse DC reactive sputtering of oxide films |
| 7826702, | Aug 27 2002 | DEMARAY, LLC | Optically coupling into highly uniform waveguides |
| 7838133, | Sep 02 2005 | DEMARAY, LLC | Deposition of perovskite and other compound ceramic films for dielectric applications |
| 7939403, | Nov 17 2006 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Methods of forming a field effect transistors, pluralities of field effect transistors, and DRAM circuitry comprising a plurality of individual memory cells |
| 7959769, | Dec 08 2004 | Sapurast Research LLC | Deposition of LiCoO2 |
| 7993773, | Aug 09 2002 | Sapurast Research LLC | Electrochemical apparatus with barrier layer protected substrate |
| 8021778, | Aug 09 2002 | Sapurast Research LLC | Electrochemical apparatus with barrier layer protected substrate |
| 8045832, | Mar 16 2002 | DEMARAY, LLC | Mode size converter for a planar waveguide |
| 8062708, | Sep 29 2006 | Sapurast Research LLC | Masking of and material constraint for depositing battery layers on flexible substrates |
| 8076005, | May 23 2003 | DEMARAY, LLC | Energy conversion and storage films and devices by physical vapor deposition of titanium and titanium oxides and sub-oxides |
| 8105466, | Mar 16 2002 | DEMARAY, LLC | Biased pulse DC reactive sputtering of oxide films |
| 8197781, | Nov 07 2006 | Sapurast Research LLC | Sputtering target of Li3PO4 and method for producing same |
| 8222102, | Nov 17 2006 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Methods of forming field effect transistors, pluralities of field effect transistors, and DRAM circuitry comprising a plurality of individual memory cells |
| 8236443, | Jun 15 2005 | Sapurast Research LLC | Metal film encapsulation |
| 8260203, | Sep 12 2008 | Sapurast Research LLC | Energy device with integral conductive surface for data communication via electromagnetic energy and method thereof |
| 8268488, | Dec 21 2007 | Sapurast Research LLC | Thin film electrolyte for thin film batteries |
| 8350519, | Apr 02 2008 | Sapurast Research LLC | Passive over/under voltage control and protection for energy storage devices associated with energy harvesting |
| 8394522, | Apr 29 2008 | Sapurast Research LLC | Robust metal film encapsulation |
| 8404376, | Aug 09 2002 | Sapurast Research LLC | Metal film encapsulation |
| 8409946, | Nov 17 2006 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Methods of forming field effect transistors, pluralities of field effect transistors, and DRAM circuitry comprising a plurality of individual memory cells |
| 8431264, | Aug 09 2002 | Sapurast Research LLC | Hybrid thin-film battery |
| 8445130, | Nov 17 2005 | Sapurast Research LLC | Hybrid thin-film battery |
| 8508193, | Oct 08 2008 | Sapurast Research LLC | Environmentally-powered wireless sensor module |
| 8518581, | Jan 11 2008 | Sapurast Research LLC | Thin film encapsulation for thin film batteries and other devices |
| 8535396, | Aug 09 2002 | Sapurast Research LLC | Electrochemical apparatus with barrier layer protected substrate |
| 8599572, | Sep 01 2009 | Sapurast Research LLC | Printed circuit board with integrated thin film battery |
| 8636876, | Dec 08 2004 | DEMARAY, LLC | Deposition of LiCoO2 |
| 8728285, | May 23 2003 | DEMARAY, LLC | Transparent conductive oxides |
| 8742483, | May 17 2006 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | DRAM arrays |
| 8791506, | Aug 28 2006 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Semiconductor devices, assemblies and constructions |
| 8906523, | Aug 11 2008 | Sapurast Research LLC | Energy device with integral collector surface for electromagnetic energy harvesting and method thereof |
| 8921909, | May 17 2006 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Semiconductor constructions, DRAM arrays, and methods of forming semiconductor constructions |
| 8940601, | Jul 07 2011 | Renesas Electronics Corporation | Manufacturing method of semiconductor device |
| 9142609, | Jan 14 2010 | Renesas Electronics Corporation | MIM capacitor device |
| 9263455, | Jul 23 2013 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Methods of forming an array of conductive lines and methods of forming an array of recessed access gate lines |
| 9334557, | Dec 21 2007 | Sapurast Research LLC | Method for sputter targets for electrolyte films |
| 9379178, | Jan 14 2010 | Renesas Electronics Corporation | Manufacturing method of semiconductor device comprising a capacitor element |
| 9532453, | Sep 01 2009 | Sapurast Research LLC | Printed circuit board with integrated thin film battery |
| 9634296, | Aug 09 2002 | Sapurast Research LLC | Thin film battery on an integrated circuit or circuit board and method thereof |
| 9786873, | Jan 11 2008 | Allegro MicroSystems, LLC | Thin film encapsulation for thin film batteries and other devices |
| 9793523, | Aug 09 2002 | Sapurast Research LLC | Electrochemical apparatus with barrier layer protected substrate |
| Patent | Priority | Assignee | Title |
| 4734340, | Jul 16 1985 | Sony Corporation | Dielectric thin film |
| 5111355, | Sep 13 1990 | NATIONAL SEMICONDUCTOR CORPORATION, A CORP OF DE | High value tantalum oxide capacitor |
| 5142438, | Nov 15 1991 | Micron Technology, Inc.; MICRON TECHNOLOGY, INC , A CORP OF DE | Dram cell having a stacked capacitor with a tantalum lower plate, a tantalum oxide dielectric layer, and a silicide buried contact |
| 5185689, | Apr 29 1992 | Freescale Semiconductor, Inc | Capacitor having a ruthenate electrode and method of formation |
| 5308782, | Mar 02 1992 | Freescale Semiconductor, Inc | Semiconductor memory device and method of formation |
| 5313089, | May 26 1992 | Freescale Semiconductor, Inc | Capacitor and a memory cell formed therefrom |
| 5405796, | May 26 1992 | Freescale Semiconductor, Inc | Capacitor and method of formation and a memory cell formed therefrom |
| 5489548, | Aug 01 1994 | Texas Instruments Incorporated | Method of forming high-dielectric-constant material electrodes comprising sidewall spacers |
| 5552337, | Aug 07 1992 | Samsung Electronics Co., Ltd. | Method for manfacturing a capacitor for a semiconductor memory device having a tautalum oxide film |
| 5563090, | Apr 10 1995 | INTELLECTUAL DISCOVERY CO , LTD | Method for forming rugged tungsten film and method for fabricating semiconductor device utilizing the same |
| 5605565, | Jan 23 1992 | SURFACE TECHNOLOGY, INC | Process for attaining metallized articles |
| 5639685, | Oct 06 1995 | Micron Technology, Inc. | Semiconductor processing method of providing a conductively doped layer of hemispherical grain polysilicon |
| 5656852, | Aug 01 1994 | Texas Instruments Incorporated | High-dielectric-constant material electrodes comprising sidewall spacers |
| 5780336, | Aug 21 1996 | SAMSUNG ELECTRONICS CO , LTD | Methods of forming integrated circuit memory devices having improved storage electrode contact regions therein |
| 5811851, | Aug 01 1994 | Texas Instruments Incorporated | Pre-oxidizing high-dielectric-constant material electrodes |
| 5834357, | Dec 15 1994 | CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC | Fabricating method of making a fin shaped capacitor |
| 5846859, | Mar 14 1995 | SAMSUNG ELECTRONICS CO , LTD | Method for manufacturing a semiconductor memory device having capacitive storage |
| 5877062, | Nov 13 1996 | SAMSUNG ELECTRONICS CO , LTD | Methods of forming integrated circuit capacitors having protected diffusion barrier metal layers therein |
| 5926707, | Dec 15 1995 | SAMSUNG ELECTRONICS CO , LTD | Methods for forming integrated circuit memory devices having deep storage electrode contact regions therein for improving refresh characteristics |
| 6083789, | Feb 21 1998 | United Microelectronics Corp. | Method for manufacturing DRAM capacitor |
| 6140671, | Mar 14 1995 | Samsung Electronics Co., Ltd. | Semiconductor memory device having capacitive storage therefor |
| Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
| Oct 04 1999 | SHIN, DONG-WON | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 010323 | /0839 | |
| Oct 14 1999 | Samsung Electronics Co., Ltd. | (assignment on the face of the patent) | / |
| Date | Maintenance Fee Events |
| Sep 05 2002 | ASPN: Payor Number Assigned. |
| Mar 15 2005 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
| Mar 27 2009 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
| Mar 31 2009 | ASPN: Payor Number Assigned. |
| Mar 31 2009 | RMPN: Payer Number De-assigned. |
| Mar 15 2013 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
| Date | Maintenance Schedule |
| Oct 09 2004 | 4 years fee payment window open |
| Apr 09 2005 | 6 months grace period start (w surcharge) |
| Oct 09 2005 | patent expiry (for year 4) |
| Oct 09 2007 | 2 years to revive unintentionally abandoned end. (for year 4) |
| Oct 09 2008 | 8 years fee payment window open |
| Apr 09 2009 | 6 months grace period start (w surcharge) |
| Oct 09 2009 | patent expiry (for year 8) |
| Oct 09 2011 | 2 years to revive unintentionally abandoned end. (for year 8) |
| Oct 09 2012 | 12 years fee payment window open |
| Apr 09 2013 | 6 months grace period start (w surcharge) |
| Oct 09 2013 | patent expiry (for year 12) |
| Oct 09 2015 | 2 years to revive unintentionally abandoned end. (for year 12) |