A method of etching a layer of electrical insulating material including a layer of strontium titanate on a surface of a semiconductor substrate. The layer of strontium titanate is immersed in a passivated etching solution including an acid and HF and focused light is directed onto the surface of the layer of strontium titanate at areas to be etched, so as to depassivate the passivated surface and to etch the layer of strontium titanate only at the surface receiving collimated light. In a preferred embodiment, the passivated etching solution includes HCl and less than 1000 ppm of HF.
|
15. A method of etching a layer of oxide comprising the steps of:
providing a layer of oxide on a surface of a semiconductor substrate; providing a passivated etching solution including an etchant and passivating material wherein the passivated etching solution contains less than 1000 parts per million of HF; immersing the layer of oxide in the passivated etching solution to passivate a surface of the oxide; and directing light onto the passivated surface of the layer of oxide at areas to be etched, so as to depassivate the passivated surface and to etch the layer of oxide only at the surface receiving light.
24. A method of etching a layer of electrical insulating material comprising the steps of:
providing a layer of strontium titanate on a surface of a semiconductor substrate; providing a passivated etching solution including an acid and less than 1000 parts per million of HF; immersing the layer of strontium titanate in the passivated etching solution whereby a surface of the layer of strontium titanate is passivated; and directing light onto the passivated surface of the layer of strontium titanate at areas to be etched, so as to depassivate the passivated surface of the strontium titanate and to etch the layer of strontium titanate only at the surface receiving collimated light.
28. A method of etching a layer of electrical insulating material comprising the steps of:
providing a thin layer of strontium titanate on a surface of a semiconductor substrate; providing a passivating solution including water and less than 1000 part per million of HE; immersing the layer of strontium titanate in the passivating solution to passivate a surface of the strontium titanate; providing a passivated etching solution including an acid and less than 1000 parts per million of HE; immersing the layer of strontium titanate in the passivated etching solution; and directing light onto the passivated surface of the layer of strontium titanate at areas to be etched, so as to depassivate the passivated surface and to etch the layer of strontium titanate only at the surface receiving light.
1. A method of etching a layer of electrical insulating materaial comprising the steps of:
providing a layer of electrical insulating material on a supporting surface; providing a passivated etching solution; immersing the layer of electrical insulating material in the passivated etching solution wherein the passivated etching solution contains less than 1000 parts per million of HF as a passivating material at a surface of the layer of electrical insulating material to prevent the passivated etching solution from operating on the electrical insulating material; and directing light onto the surface of the layer of electrical insulting material at areas to be etched, so as to depassivate the surface and to etch the surface of the layer of electrical insulating material only at the areas receiving light.
2. A method etching a layer of electrical insulating material as claimed in
3. A method of etching a layer of electrical insulating material as claimed in
4. A method of etching a layer of electrical insulating material as claimed in
5. A method of etching a layer of electrical insulating material as claimed in
6. A method of etching a layer of electrical insulating material as claimed in
7. A method of etching a layer of electrical insulating material as claimed in
8. A method of etching a layer of electrical insulating material as claimed in
9. A method of etching a layer of electrical insulating material as claimed in
10. A method of etching a layer of electrical insulating material as claimed in
11. A method of etching a layer of electrical insulating material as claimed in
12. A method of etching a layer of electrical insulating material as claimed in
13. A method of etching a layer of electrical insulating material as claimed in
14. A method of etching a layer of electrical insulating material as claimed in
16. A method of etching a layer of oxide as claimed in
17. A method of etching a layer of oxide as claimed in
18. A method of etching a layer of oxide as claimed in
19. A method of etching a layer of oxide as claimed in
20. A method of etching a layer-of oxide as claimed in
21. A method of etching a layer of oxide as claimed in
22. A method of etching a layer of oxide as claimed in
23. A method of etching a layer of oxide as claimed in
25. A method of etching a layer of electrical insulating material as claimed in
26. A method of etching a layer of electrical insulating material as claimed in
27. A method of etching a layer of electrical insulating material as claimed in
29. A method of etching a layer of electrical insulating material as claimed in
30. A method of etching a layer of electrical insulating material as claimed in
31. A method of etching a layer of electrical insulating material as claimed in
|
The present invention pertains to etching electrical insulators and more specifically to etching electrical insulators, such as oxides, on semiconductor surfaces.
A major technique used today, and especially in the semiconductor industry, is to deposit or grow a layer of material and then etch away unwanted portions. In general, etching processes can be performed by wet or dry etching procedures. Typically, wet chemistry produces far too much undercutting (i.e. horizontal etching) and is, therefore, not considered for the desired applications. However, some materials are difficult to etch with dry chemistries. Sometimes these materials can be etched, but with little selectivity between the material being etched and the material which is to remain.
Using Reactive Ion Etching (RIE), it is difficult to etch materials that contain elements that are either very high mass (such as Ba, Sr, Pt, etc.) or highly reactive (such as (Ba, Sr, Ca, etc.). Finding volatile byproducts that can be formed during the RIE process is the key to etch selectivity. It is very difficult to etch earth metal oxides (e.g. SrTiO3, BaTiO3, and BaSrTiO3) in a reactive ion etcher because Sr and Ti don't make volatile byproducts. So far, the solution has been to use a largely physical etch condition with little or no selectivity. At present, gas chemistry is inferior for these high dielectric constant (high K) materials.
The desired etch characteristics are vertical sidewalls (large differential etch rates), reasonable etch rates, and high chemical selectivity to other materials that are not to be etched. Vertical sidewalls greater than approximately 80°C and selectivity greater than 3-4 are fairly common. By using a high "physical" component to the RIE etch (e.g. sputtering), near vertical sidewalls are achievable, however, chemical selectivity suffers.
It is desirable, therefore, to provide a new method of etching to solve these problems. The most desirable ingredients are: etch selectivity (vertical); etch selectivity (horizontal); and anisotropy. In a specific application the etching of earth metal oxides (including barium titanate, barium strontium titanate, or strontium titanate) which is deposited directly on silicon is desirable. Further, during the etching, any strontium titanate under a gate electrode should remain.
It is an object of the present invention to provide a new and improved method of etching electrical insulators.
It is another object of the present invention to provide a new and improved method of etching electrical insulators and specifically oxides.
It is still another object of the present invention to provide a new and improved method of etching electrical insulators with improved vertical etch selectivity, horizontal etch selectivity, and anisotropy.
It is yet another object of the present invention to provide a new and improved method of etching electrical insulators with improved etch rates.
It is a further object of the present invention to provide a new and improved method of etching earth metal oxides, including SrTiO3, BaTiO3 or BaSrTiO3, and more specifically a new and improved method of etching earth metal oxides, and more specifically strontium titanates, on silicon.
The above objects and others are realized and the above problems and others are at least partially solved by a method of etching a layer of electrical insulating material in which a layer of electrical insulating material on a supporting surface, such as a semiconductor substrate, is immersed in an etching solution, while using a passivating material at the surface of the layer of electrical insulating material to prevent the etching solution from operating on the electrical insulating material, and directing light onto the surface of the layer of electrical insulating material at areas to be etched, so as to depassivate the passivating material and to etch the layer of electrical insulating material only at the surface receiving the light. A focused pattern or a light-stopping mask layer can be used to direct light. Further, a mixed solution is provided in which a passivating agent is present along with an etching agent. The passivating agent prevents the etching while no light (preferably UV light) is directed at the surface or in areas that the light does not reach. When (UV) light is directed at the surface, the surface passivation is disrupted and etching takes place.
The above objects and others are further realized and the above problems and others are at least partially solved by a more specific, preferred method of etching a layer of electrical insulating material in which a thin layer of strontium titanate is provided on a surface of a semiconductor substrate and an acid solution containing less than 1000 ppm of HF is used as the passivated etching solution. The layer of strontium titanate is immersed in the passivated etching solution and collimated light is directed onto the passivated surface of the layer of strontium titanate at areas to be etched. The collimated light depassivates the passivated surface of the strontium titanate and the passivated etching solution etches the layer of strontium titanate only at the surface receiving collimated light.
Referring to the drawings:
As described briefly above, it is desirable to provide a new method of etching to solve the various problems prevalent in today's technology. The most desirable ingredients of the etching method are: vertical etch profile; horizontal etch control; (anisotropy) and etch selectivity to other materials with respect to the material to be etched. In a specific application the etching of strontium titanate (including barium, strontium titanate) which is deposited directly on silicon is desirable. Also, during the etching, any strontium titanate under a gate electrode should remain, i.e. very little or no horizontal etching. Further, very little etching of other materials, such as Si, SiO2, and Si3N4, should occur in this solution, even when illuminated by light.
Turning now to the drawings,
Referring to
A mask 20 is positioned on surface 25 of layer 10 so as to shade all areas which are not to be etched. Here it should be understood that mask 20 can be a hard mask formed directly on surface 25 of layer 10 by any of the well known photolithographic techniques, or it can be a simple shadow mask positioned adjacent to layer 10, or any other structure for preventing light from impinging upon areas of surface 25 which are not to be etched. It will of course be understood that mask 20 should be formed of material which will not be etched by etching solution 15, if it is positioned in etching solution 15.
In a specific example of the present method of etching an electrical insulating material, supporting surface 12 is a semiconductor material, such as silicon or a silicon containing material and layer 10 is an oxide, for example an alkaline earth oxide such as strontium titanate. Etching solution 15 includes an acid, in this specific example HCl, and a passivating material, which in this specific example is HF. The HF passivates the etching process so that substantially no etching occurs by simply immersing supporting surface 12 and layer 10 into passivated etching solution 15. To passivate surface 25, it has been found that less than approximately 1000 parts per million (ppm), and preferably approximately 50 ppm, of HF in the solution (e.g. in an etch solution of 12.4 Molar HCl) provides the passivation required. Here it should be noted that a relatively small amount (e.g. generally several monolayers or less than 10 Å) of etching will occur after the initial introduction of supporting surface 12 and layer 10 into passivated etching solution 15. However, this etching stops after the initial small etch and does not continue.
To initiate the etching process, light (represented by arrows 22 in
A solution of straight HCl (12.4 Molar HCl solution) as the etchant generally etches at a rate of 10 Å to 15 Å per minute. In the present process, substantially no etching occurs (except for the small initial etch described above) until the light is applied, after which electrical insulating layer 10 is etched at a rate of greater than 50 Å per minute, and generally in a range of 50 Å to 100 Å per minute. Thus, by determining the etch rate in the specific electrical insulating material being etched the depth of the etch can be accurately controlled with the light. Further, because the light is directed only onto the upper surface (initially surface 25) of layer 10 (even as the etch progresses) substantially no horizontal etching occurs and the sidewalls are substantially vertical with no undercutting. Further, the high selectivity of strontium titanate, for example, over Si, SiO2 and other materials allows a large overetch. This overetch allows for areas that are thicker or etch more slowly, to be completely etched while those areas that have already etched through are essentially unaffected by the additional etchant and light exposure.
In applications where the very small initial etch, that is the several monolayers or less than 10 ∈ described above, cannot be tolerated (e.g. structures in which the layer to be etched is less than approximately 20 Å ), the structure can be prepassivated before dipping into passivated etching solution 15. This initial passivation or prepassivation can be accomplished by dipping the structure to be etched into a prepassivating solution, which in the specific example described above is water and less than 1000 ppm of HF. The time between prepassivation and etching is not believed to be critical, i.e. some time (even days) can pass. It is believed that the prepassivating solution forms an initial passivating layer on the surface of the layer to be etched (e.g. layer 10) and, once the structure is immersed in the passivated etching solution and light is applied, the layer goes into the etching solution. Because of the prepassivation, the initial small etch does not occur and no etching takes place until light is applied. Here it should be noted that any passivation material can be used in either the prepassivation or the passivated etching solutions described above. While HF is used in the specific example, many other materials, such as any organic material, will operate as an etch inhibitor or passivation material in the present process.
Thus, a new and improved method of etching electrical insulators, and specifically oxides, is disclosed. The new and improved method of etching electrical insulators has improved vertical etch profile, horizontal etch control, (anisotropy) and etch selectivity to other materials with respect to the material to be etched. Further, the new and improved method of etching electrical insulators provides an improved etch rate. In the preferred embodiment, the new and improved method of etching is used to etch alkaline earth oxides (including SrTiO3, BaTiO3 and BaSrTiO3) on semiconductor substrates including silicon and uses an HCl etching solution with HF as the passivating material.
While we have shown and described specific embodiments of the present invention, further modifications and improvements will occur to those skilled in the art. We desire it to be understood, therefore, that this invention is not limited to the particular forms shown and we intend in the appended claims to cover all modifications that do not depart from the spirit and scope of this invention.
Tompkins, Harland G., Marshall, Daniel Scott, Salem, Lucia R.
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
3808068, | |||
4597825, | Nov 10 1982 | International Business Machines Corporation | Intermediate passivation and cleaning of compound semiconductor surfaces |
5201989, | Apr 20 1992 | Texas Instruments Incorporated | Anisotropic niobium pentoxide etch |
5238529, | Apr 20 1992 | Texas Instruments Incorporated | Anisotropic metal oxide etch |
5385633, | Mar 29 1990 | The United States of America as represented by the Secretary of the Navy | Method for laser-assisted silicon etching using halocarbon ambients |
5643472, | Jul 08 1988 | Cauldron Limited Partnership | Selective removal of material by irradiation |
5741431, | May 15 1997 | Transpacific IP Ltd | Laser assisted cryoetching |
5824206, | Jun 28 1996 | The United States of America as represented by the Secretary of the Air | Photoelectrochemical etching of p-InP |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jul 20 1999 | MARSHALL, DANIEL SCOTT | Motorola, Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 010134 | /0344 | |
Jul 20 1999 | SALEM, LUCIA R | Motorola, Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 010134 | /0344 | |
Jul 20 1999 | TOMPKINS, HARLAND G | Motorola, Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 010134 | /0344 | |
Jul 28 1999 | Motorola, Inc. | (assignment on the face of the patent) | / | |||
Apr 04 2004 | Motorola, Inc | Freescale Semiconductor, Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 015698 | /0657 | |
Dec 01 2006 | Freescale Semiconductor, Inc | CITIBANK, N A AS COLLATERAL AGENT | SECURITY AGREEMENT | 018855 | /0129 | |
Dec 01 2006 | FREESCALE ACQUISITION CORPORATION | CITIBANK, N A AS COLLATERAL AGENT | SECURITY AGREEMENT | 018855 | /0129 | |
Dec 01 2006 | FREESCALE ACQUISITION HOLDINGS CORP | CITIBANK, N A AS COLLATERAL AGENT | SECURITY AGREEMENT | 018855 | /0129 | |
Dec 01 2006 | FREESCALE HOLDINGS BERMUDA III, LTD | CITIBANK, N A AS COLLATERAL AGENT | SECURITY AGREEMENT | 018855 | /0129 | |
Dec 07 2015 | CITIBANK, N A , AS COLLATERAL AGENT | Freescale Semiconductor, Inc | PATENT RELEASE | 037354 | /0225 |
Date | Maintenance Fee Events |
Aug 26 2005 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Oct 26 2009 | REM: Maintenance Fee Reminder Mailed. |
Mar 19 2010 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
Mar 19 2005 | 4 years fee payment window open |
Sep 19 2005 | 6 months grace period start (w surcharge) |
Mar 19 2006 | patent expiry (for year 4) |
Mar 19 2008 | 2 years to revive unintentionally abandoned end. (for year 4) |
Mar 19 2009 | 8 years fee payment window open |
Sep 19 2009 | 6 months grace period start (w surcharge) |
Mar 19 2010 | patent expiry (for year 8) |
Mar 19 2012 | 2 years to revive unintentionally abandoned end. (for year 8) |
Mar 19 2013 | 12 years fee payment window open |
Sep 19 2013 | 6 months grace period start (w surcharge) |
Mar 19 2014 | patent expiry (for year 12) |
Mar 19 2016 | 2 years to revive unintentionally abandoned end. (for year 12) |