A laminate printed circuit board of the present invention includes wirings respectively extending from terminals provided on the front and rear of the board. The wirings are each connected to an intermediate layer via a respective blind through hole. A wiring provided on the intermediate layer plays the role of a lead for plating. The circuit is capable of reducing a wiring area and noise.
|
2. A laminate printed circuit board, comprising:
a plurality of plated conductors provided on said laminate printed circuit board, each of said conductors extending in a first direction and toward an edge of said printed circuit board; an intermediate layer positioned below said plurality of conductors; and a lead for plating said plurality of conductors, said lead being provided on said laminate printed circuit board, connected to said plurality of conductors, and extending in a direction different from said first direction; wherein said lead is severed between nearby ones of said plurality of conductors so that said nearby conductors are not interconnected through said lead; and wherein said plurality of conductors are disposed on a common surface of said printed circuit board, wherein the edge of said printed circuit board comprises a first edge, wherein said lead extends toward a second edge of said printed circuit board, and wherein said board has a plurality of holes formed therein, each hole being formed between respective adjacent ones of said plurality of conductors and extending through said lead so that said adjacent ones of said plurality of conductors are not interconnected through said lead.
1. A laminate printed circuit board, comprising:
a plurality of plated conductors provided on said laminate printed circuit board, each of said conductors extending in a first direction and toward an edge of said printed circuit board; a plurality of wirings respectively connected to said plurality of conductors; a plurality of blind through holes (BTHs) respectively connected to said plurality of wirings; and a lead for plating said plurality of conductors, said lead forming an intermediate layer of said laminate printed circuit board located below said plated conductors, connected to said plurality of BTHs, and extending in a direction different from said first direction; wherein said lead is severed between nearby ones of said plurality of BTHs so that said nearby BTHs are not interconnected through said lead; and wherein said plurality of conductors are disposed on a common surface of said printed circuit board, wherein the edge of said printed circuit board comprises a first edge, wherein said lead extends toward a second edge of said printed circuit board, and wherein said board has a plurality of holes formed therein, each hole being formed between respective adjacent ones of said plurality of BTHs and extending through said lead so that said adjacent ones of said plurality of BTHs are not interconnected through said lead.
|
1. Field of the invention
The present invention relates to a laminate printed circuit board having leads for plating.
2. Description of the Background Art
In parallel with a decrease in the size and thickness of memory ICs (Integrated Circuits), memory modules for mounting them are also decreasing in size and thickness. While an SIMM (Single Inline Memory Module) is one of the conventional miniature memory modules, a DIMM (Dual Inline Memory Module) is highlighted today. The SIMM has external terminals arranged on its front and rear surfaces and electrically connected by through via holes. By contrast, in the DIMM, a particular signal flows through each of the front and rear external terminals adjoining each other. The through via holes, or conduction paths, are formed in a laminate printed circuit board in order to provide electrical conduction between different layers. Specifically, the via holes may be formed throughout the circuit board in order to electrically connect the front and rear of the circuit board. Alternatively, the via holes may be so formed as to connect the surface layer of the circuit board and an intermediate layer present in the circuit board, or nearby intermediate layers.
It is therefore an object of the present invention to provide a laminate printed circuit board having leads for plating, and capable of eliminating the above problems and reducing the wiring area.
In accordance with the present invention, a laminate printed circuit board includes a conductor provided on each of the front and rear of the circuit board. A wiring is connected to the conductor. A a blind through hole (BTH) is connected to the wiring. A lead for plating forms the intermediate layer of the circuit board and is connected to the BTH. The BTH refers to a through hole for electrically connecting two different layers of the circuit board; at least one of the two layers is an intermediate layer. The BTH therefore does not extend throughout the front and rear of the circuit board. Because the lead forms the intermediate layer, it does not turn out a deformed residual when cut off by a rooter after the plating of the conductor. Further, when the present invention is applied to, e.g., a DIMM, it reduces the wiring area, as will be described hereinafter.
As shown in
The present invention is capable of forming, with BTHs, leads for wiring even with a DIMM or similar module in which the front and rear terminals each allows a particular signal to flow. This halves the area of the through holes, compared to the case with the through via holes.
Also, in accordance with the present invention, a laminate printed circuit board includes a plurality of conductors provided on the circuit board and to be plated. A plurality of wirings are respectively connected to the conductors. A plurality of BTHs are respectively connected to the wirings. A lead for plating forms the intermediate layer of the circuit board and connects the BTHs. After the conductors have been plated via the lead, the lead is cut off between nearby BTHs to thereby electrically isolate the nearby BTHs.
Because nearby BTHs are connected at the intermediate layer so as to implement the lead at a time, the lead is prevented from turning out the deformed residuals. As for a DIMM, such a configuration reduces the wiring area. In addition, a vacant portion for accommodating a ground (GND) pattern is available on the intermediate area below the terminal. The GND pattern ensures a constant impedance at the terminals portions wherein signals influence each other in a complicated way, thereby reducing noise.
The impedance at the terminal portions will be described specifically with reference to FIG. 6. As shown, terminals 21 are provided on the surface of a laminate printed circuit board 40 while a GND pattern 15 is formed on an intermediate layer below the terminals 21. Each terminal 21 and ground pattern 15 forms an impedance 61 therebetween. Why the GND pattern ensures a constant impedance is as follows.
Assume that each terminal 21 has a thickness of t and a width of w and is spaced at a distance of h from the GND pattern 15, and that the material intervening between the terminal 21 and the GND pattern 15 has a specific dielectric constant and an effective specific dielectric constant of ∈r and ∈r e, respectively. Then, the impedance 61 has a size Zo expressed as:
As the above equation indicates, the impedance 61 can be maintained constant if the distance h between the terminal 21 and the GND pattern 15 is constant. For example, if the GND pattern 15 is uniformly spaced from the terminals 21, the impedance 61 remains constant. The constant impedance 61 successfully absorbs noise waves and allows a minimum of current causative of malfunction to flow through the terminals 21.
Further, in accordance with the present invention, a laminate printed circuit board includes a plurality of conductors provided on the circuit board and to be plated. A lead for plating connects the conductors. After the conductors have been plated via the lead, the lead is cut off between nearby conductors to thereby electrically isolate the nearby conductors. In this case, a GND area may also be provided in order to maintain the impedance at the terminal portions constant for the above purpose. Moreover, this configuration eliminates the need for BTHs and can be implemented by a conventional simple technology. In addition, because the wirings are formed and cut off on the surface of the circuit board, easy repair is promoted at the stage of visual test.
The objects and features of the present invention will become more apparent from the consideration of the following detailed description taken in conjunction with the accompanying drawings in which:
In the figures, identical reference numerals designate identical structural elements.
Referring to
The upper and lower BTHs 10 each allows a particular signal to flow therethrough. An insulating layer 11 intervenes between the upper and lower BTHs 10 and prevents the different signals from interfering with each other, despite that the BTHs 10 are in alignment in the upper-and-lower direction as viewed in FIG. 1. Wirings 30 are respectively led out from front terminals 21 and rear terminals, and each is connected to a particular intermediate layer via the associated BTH 10. The individual intermediate layer is connected to the outside by respective wirings 12 which serve as leads for plating.
A procedure for producing the circuit board 34 of
Referring again to
The sheets 31 and 33 formed with the BTHs 10 and wirings 12 are put together with the intermediary of the inner sheet, i.e., adhesive sheet or prepreg 32. Then, the three sheets 31-33 are pressed and heated by a heat press and adhered together thereby. The resulting laminate is cured thereafter. Subsequently, through holes, not shown, are formed throughout the three sheets 31-33 by perforation and chemical plating. This is followed by a step of forming the terminals 21 and wiring patterns on the surfaces of the sheets 31 and 33 by, e.g., a photographic process.
The terminals 21 are subjected to electrolytic plating with the wirings 12 serving as leads. The electrolytic plating reinforces the surfaces of the terminals 21 plated previously at the stage shown in
As stated above, even with a DIMM causing a particular signal to flow through each of a front and a rear terminal, the illustrative embodiment including the leads connected to the BTHs 10 halves the area of through holes, compared to a circuit board relying on through via holes.
As shown in
The circuit board 40 is produced in substantially the same manner as the circuit board 34,
As described above, the circuit board 40 has nearby BTHs 10 interconnected at the intermediate layer, and the leads 13 each interconnecting a plurality of terminals 21 sideways. This allows the GND pattern 15 to be arranged in the vacant portion of t h e intermediate layer available below the terminals 21. The GND pattern 15 ensures a constant impedance at the terminal portions where signals influence each other in an intricate way, thereby reducing noise.
Referring to
As shown in
The procedure for producing the circuit board 35 is similar to the conventional procedure up to the step of forming through holes. After the formation of through holes, the wirings 22 are connected to the outside via a pad for plating. In this condition, the terminals 21 are plated via the wirings or leads 22. Thereafter, the circuit board 35 is perforated to form the holes 14 in the wirings 22. It is to be noted that before assembly the GND pattern is formed on the surface of the outer sheet expected to face the inner sheet by, e.g., a photographic process.
This embodiment, like the embodiment shown in
In the embodiments shown and described, while the laminated printed circuit boards are each implemented as a memory module, the present invention is, of course, applicable to other various kinds of electronic circuits. In the embodiments, the signal input/output terminals are assumed to be the conductor to be plated via the leads for plating. Alternatively, a wiring conductor arranged on the laminate printed circuit board may, of course, be plated. The number of layers constituting the circuit board is assumed to be four in
In summary, it will be seen that the present invention provides a laminate printed circuit board capable of forming, with BTHs, leads for plating even on a DIMM in which a particular signal flows through each of the front and rear terminals. The embodiment therefore halves the area of through holes and thereby reduces the wiring area, compared to the structure relying on through via holes. Further, when nearby BTHs are interconnected on an intermediate layer so as to form a plating lead shared by a plurality of terminals, a vacant portion for accommodating a GND pattern is available on the intermediate layer below the terminals. The GND pattern ensures a constant impedance at the terminal portions where signals influence each other in an intricate way, thereby reducing noise. Moreover, the circuit board is practicable even without the BTHs and can be produced by a conventional simple procedure. In addition, because wirings are formed and then cut off on the surfaces of the circuit board, they are easy to repair at the time of a visual test.
While the present invention has been described with reference to the particular illustrative embodiments, it is not to be restricted by the embodiments. It is to be appreciated that those skilled in the art can change or modify the embodiments without departing from the scope and spirit of the present invention.
Patent | Priority | Assignee | Title |
11924964, | Apr 07 2022 | SanDisk Technologies, Inc | Printed circuit board for galvanic effect reduction |
7063797, | Aug 24 2001 | STMicroelectronics Ltd. | Mounting electronic components |
7425684, | Feb 03 2005 | Universal systems printed circuit board for interconnections | |
9793034, | Jun 24 2014 | Samsung Electronics Co., Ltd. | Semiconductor module having a tab pin with no tie bar |
Patent | Priority | Assignee | Title |
4720915, | Mar 25 1986 | True Grid, Ltd. | Printed circuit board and process for its manufacture |
5585602, | Jan 09 1995 | Massachusetts Institute of Technology | Structure for providing conductive paths |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Dec 05 1996 | Oki Electric Industry Co., Ltd. | (assignment on the face of the patent) | / | |||
Dec 16 1996 | HAYAMI, KEIKO | OKI ELECTRIC INDUSTRY CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 008501 | /0119 | |
Oct 01 2008 | OKI ELECTRIC INDUSTRY CO , LTD | OKI SEMICONDUCTOR CO , LTD | CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 022288 | /0277 | |
Oct 03 2011 | OKI SEMICONDUCTOR CO , LTD | LAPIS SEMICONDUCTOR CO , LTD | CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 032495 | /0483 |
Date | Maintenance Fee Events |
Feb 24 2003 | ASPN: Payor Number Assigned. |
Dec 30 2005 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Dec 23 2009 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Feb 28 2014 | REM: Maintenance Fee Reminder Mailed. |
Jul 23 2014 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
Jul 23 2005 | 4 years fee payment window open |
Jan 23 2006 | 6 months grace period start (w surcharge) |
Jul 23 2006 | patent expiry (for year 4) |
Jul 23 2008 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jul 23 2009 | 8 years fee payment window open |
Jan 23 2010 | 6 months grace period start (w surcharge) |
Jul 23 2010 | patent expiry (for year 8) |
Jul 23 2012 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jul 23 2013 | 12 years fee payment window open |
Jan 23 2014 | 6 months grace period start (w surcharge) |
Jul 23 2014 | patent expiry (for year 12) |
Jul 23 2016 | 2 years to revive unintentionally abandoned end. (for year 12) |