In order that the threshold value of a cell separated from an emitter wire bonding portion (W1, W2) be larger than that of a cell immediately below the emitter wire bonding portion, the area of a diffusion layer (8a) of a cell separated from the wire bonding portion is made larger than that of a diffusion layer (8) for connecting an emitter electrode (2) and a base region (7) in a cell immediately below the wire bonding portion. This allows a hole current to be discharged outside via an emitter wire within a short time period, without adversely affecting the operating characteristics and the steady loss, in a position where this hole current readily remains upon turn-off in a conventional IGBT. This shortens the fall time and reduces the switching loss.
|
1. An insulated gate bipolar semiconductor device in which a plurality of cells are formed, and an emitter region of each of said plurality of cells is connected to at least one emitter wire in at least one bonding portion via a common emitter electrode,
wherein a threshold value of a cell farther from said bonding portion is larger than that of a cell closer to said bonding portion.
2. A device according to
3. A device according to
4. A device according to
5. A device according to
6. A device according to
7. A device according to
8. A device according to
9. A device according to
10. A device according to
11. A device according to
12. A device according to
13. A device according to
14. A device according to
15. A device according to
16. A device according to
|
This application claims benefit of priority under 35 USC 119 to Japanese Patent Application No. 2000-320526, filed on Oct. 20, 2000, the entire contents of which are incorporated by reference herein.
The present invention relates to a semiconductor device and, more particularly, to an insulated gate bipolar semiconductor device (to be referred to as an IGBT hereinafter) driven by a MOS gate.
As an example of the configuration of an IGBT related to the present invention,
On the surface of an N--type substrate 1 of a P+/N+/N--type epitaxial wafer having a P+-type collector layer 6, an N+-type buffer layer 5, and the N+-type substrate 1, a P-type base region 107, a P+-type diffusion region 108, and an N+-type emitter region 9 are formed by impurity diffusion.
Next, trenches are formed through the P-type base region 107 and the N+-type emitter region 9. A gate oxide film 10 is formed on the trench side walls, and polysilicon gate electrodes 11 are buried in these trenches.
On the surface of these polysilicon gate electrodes 11, an interlayer film 12 is formed and patterned to expose the surfaces of the N+-type emitter region 9 and the P+-type diffusion region 108. A collector electrode 13 is formed on the lower surface of the substrate 1, and an emitter electrode 2 is formed on the upper surface. In addition, a gate electrode 3 and a gate line 4 for the whole IGBT are formed. Referring to
Unfortunately, this IGBT related to the present invention has the following problem pertaining to the loss characteristics.
The IGBT loss characteristics include a steady loss and a switching loss, and it is required to reduce these losses.
A general approach is to downsize cells in the IGBT chip to lower the ON voltage (VCE (Sat)), thereby reducing the steady loss.
The switching loss is reduced by lowering a tail loss upon turn-off.
The ON voltage is lowered by downsizing cells by the use of a trench gate structure. On the other hand, the tail loss upon turn-of f is lowered by a method called lifetime control by which crystal defects are increased by irradiation of electron beams to thereby extinguish hole currents within short time periods. The method lowers the tail loss by reducing the carrier concentration, but has an adverse effect in lowing the ON voltage. That is, lowering the ON voltage and lowering the tail loss have a tradeoff relationship as a total loss. So, lowering the tail loss has not been well achieved yet.
Accordingly, it is necessary to lower the switching loss without deteriorating the reduction of the steady loss and the operating characteristics.
A semiconductor device of the present invention is an insulated gate bipolar semiconductor device in which a plurality of cells are formed, and an emitter region of each of the plurality of cells is connected to at least one emitter wire in at least one bonding portion via a common emitter electrode, wherein the threshold value of a cell farther from the bonding portion is larger than that of a cell closer to the bonding portion.
In this semiconductor device, to change the threshold value of a cell in accordance with the distance from the bonding portion to a cell, at least one of the impurity concentration of a base region and the impurity concentration and area of a diffusion region for connecting the base region and the emitter electrode may be changed.
The threshold value of a cell, the impurity concentration of the base region, and the impurity concentration and area of the diffusion region may continuously change in accordance with the distance from the bonding portion.
Embodiments of the present invention will be described below with reference to the accompanying drawings.
As described previously, in the IGBT related to the present invention, the threshold values of all cells are designed to be uniform so as to uniformly operate these cells.
That is, referring to
By contrast, this embodiment is characterized in that the threshold value of a cell becomes larger than that of a cell immediately below an emitter wire bonding portion W1 or W2 shown in
For example, as shown in
Accordingly, in a cell separated from the emitter wire bonding portion W1 or W2, a hole current remaining in the aforementioned IGBT related to the present invention upon turn-off is efficiently discharged outside from an emitter electrode 2 via an emitter wire at substantially the same timing as in a cell immediately below the wire. This shortens the fall time and reduces the switching loss.
Also, the device operates by that threshold characteristic of a cell positioned immediately below the emitter wire bonding portion, which matches the original standard. Therefore, the required turn-on characteristic and VCE (Sat) characteristic do not worsen, and the steady loss is reduced.
That is, this embodiment can well reduce the switching loss without deteriorating the reduction of the steady loss and the operating characteristics.
The longitudinal sectional structure of a cell positioned immediately below the emitter write bonding portion W1 or W2 is the same as that of a cell in the IGBT related to the present invention, explained with reference to
As shown in
By the use of the above structure, a hole current is efficiently discharged from the emitter electrode 2 via an emitter wire upon turn-off. This can shorten the fall time and reduce the switching loss.
In addition, the entire chip operates by that threshold characteristic of a cell immediately below the emitter wire, which is matched with the required standard. So, the turn-on characteristic and the operating characteristics do not deteriorate. Accordingly, the necessary operating characteristics can be maintained, and the switching loss can be reduced without worsening the reduction of the steady loss.
The area of the diffusion region 8 of a cell immediately below the emitter wire bonding portion W1 or W2 and the area of the diffusion region 8a of a cell positioned apart from the emitter wire bonding portion W1 or W2 may continuously change as shown in
The above embodiment is merely an example and hence does not limit the present invention. In the above embodiment, the areas of the diffusion regions 8 and 8a for connecting the emitter electrode 2 and a base region 7 are made different from each other, in order to make the threshold value of a cell positioned immediately below the emitter wire bonding portion different from that of a cell separated from the emitter wire bonding portion. However, the threshold values can also be made different by another method.
In an embodiment shown in
In an embodiment shown in
In an embodiment shown in
In an embodiment shown in
In an embodiment shown in
In an embodiment shown in
In each of the above embodiments as explained above, the threshold value of a cell farther from an emitter wire bonding portion is made larger that that of a cell closer to the emitter wire bonding portion. Therefore, that hole current in a cell separated from the emitter wire bonding portion, which easily remains in the IGBT related to the present invention upon turn-off, is discharged outside via an emitter wire within short time periods. This can shorten the fall time and reduce the switching loss.
Kobayashi, Masakazu, Nakanishi, Hidetoshi, Chaki, Toshio
Patent | Priority | Assignee | Title |
10418441, | Dec 16 2013 | Fuji Electric Co., Ltd. | Semiconductor device and method for manufacturing the semiconductor device |
6906354, | Jun 13 2001 | International Business Machines Corporation | T-RAM cell having a buried vertical thyristor and a pseudo-TFT transfer gate and method for fabricating the same |
Patent | Priority | Assignee | Title |
5661314, | May 09 1990 | International Rectifier Corporation | Power transistor device having ultra deep increased concentration |
5960264, | Jul 21 1995 | Mitsubishi Denki Kabushiki Kaisha | Method of manufacturing an insulated gate semiconductor device |
6211018, | Aug 14 1999 | UNILOC 2017 LLC | Method for fabricating high density trench gate type power device |
JP563202, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Oct 19 2001 | Kabushiki Kaisha Toshiba | (assignment on the face of the patent) | / | |||
Mar 01 2002 | CHAKI, TOSHIO | Kabushiki Kaisha Toshiba | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 012685 | /0904 | |
Mar 05 2002 | NAKANISHI, HIDETOSHI | Kabushiki Kaisha Toshiba | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 012685 | /0904 | |
Mar 05 2002 | KOBAYASHI, MASAKAZU | Kabushiki Kaisha Toshiba | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 012685 | /0904 |
Date | Maintenance Fee Events |
Feb 03 2006 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Jan 29 2007 | ASPN: Payor Number Assigned. |
Jan 29 2007 | RMPN: Payer Number De-assigned. |
Jan 29 2010 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Jan 29 2014 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Aug 27 2005 | 4 years fee payment window open |
Feb 27 2006 | 6 months grace period start (w surcharge) |
Aug 27 2006 | patent expiry (for year 4) |
Aug 27 2008 | 2 years to revive unintentionally abandoned end. (for year 4) |
Aug 27 2009 | 8 years fee payment window open |
Feb 27 2010 | 6 months grace period start (w surcharge) |
Aug 27 2010 | patent expiry (for year 8) |
Aug 27 2012 | 2 years to revive unintentionally abandoned end. (for year 8) |
Aug 27 2013 | 12 years fee payment window open |
Feb 27 2014 | 6 months grace period start (w surcharge) |
Aug 27 2014 | patent expiry (for year 12) |
Aug 27 2016 | 2 years to revive unintentionally abandoned end. (for year 12) |