A scrambling or encryption method involves analog-to-digital, digital-to-analog, analog-to-analog or digital-to-digital conversions that are constructed from one or more analog-to-digital or digital-to-analog conversions. For example, encryption of an analog signal converts the analog signal to an intermediate digital signal that is converted back into a scrambled analog signal. Encryption of a digital signal converts the digital signal to an intermediate analog signal that is converted back into an encrypted digital signal. The conversions between analog form and digital form and back can be repeated. A codec scrambling/descrambling and encryption/decryption implements one or more different analog-to-digital conversions and one or more digital-to-analog conversions. One embodiment of the codec includes a programmable conversion array that includes an array of transistors such as floating gate transistors in memory cells. input circuitry applies an analog signal to gates of the transistors during an analog-to-digital conversion, and an encoder that generates an output digital value according to which transistor or transistors conduct while the analog signal is applied. For digital-to-analog conversion, a read circuit reads the threshold voltage of a transistor identified by a selected digital value to generate an analog voltage that is corresponds to the selected digital value. A selection circuit for the converter can route the digital output signal from the encoder to select a transistor to be read and route the analog output signal from the read circuit to the input circuitry. Accordingly, output values can be routed through the converter multiple times.
|
1. A method for scrambling an analog signal, comprising:
converting the analog signal to a digital signal using a first analog-to-digital conversion; and converting the digital signal to a scrambled analog signal using a first digital-to-analog conversion selected from a plurality of more than one digital-to-analog conversions, wherein the first digital-to-analog conversion is not the inverse of the first analog-to-digital conversion.
19. A method for encrypting a digital signal, comprising:
converting the digital signal to an analog signal using a first digital-to-analog conversion; and converting the analog signal to an encrypted digital signal using a first analog-to-digital conversion selected from a plurality of more than one analog-to-digital conversions, wherein the first analog-to-digital conversion is not the inverse of the first digital-to-analog conversion.
15. A method for scrambling an analog signal, comprising the sequential steps of:
(a) selecting the analog signal as an input analog signal; (b) selecting an analog-to-digital conversion from a plurality of analog-to-digital conversions; (c) converting the input analog signal to an intermediate digital signal using the analog-to-digital conversion last selected in step (b); (d) selecting a digital-to-analog conversion from a plurality of digital-to-analog conversions; and (e) converting the intermediate digital signal into a scrambled analog signal using the digital-to-analog conversion last selected in step (d).
22. A method for encrypting a digital signal, comprising the sequential steps of:
(a) selecting the digital signal as an input digital signal; (b) selecting a digital-to-analog conversion from a plurality of digital-to-analog conversions; (c) converting the input digital signal to an intermediate analog signal using the digital-to-analog conversion last selected in step (b); (d) selecting an analog-to-digital conversion from a plurality of analog-to-digital conversions; and (e) converting the intermediate digital signal into an encrypted digital signal using the analog-to-digital conversion last selected in step (d).
4. A method for scrambling an analog signal, comprising:
converting the analog signal to a digital signal using a first analog-to-digital conversion; and converting the digital signal to a scrambled analog signal using a first digital-to-analog conversion, wherein the first digital-to-analog conversion is not the inverse of the first analog-to-digital conversion, wherein converting the analog signal comprises: applying the analog signal to control gates of a plurality of transistors; determining which of the plurality of transistors conduct; and generating a multibit digital signal having a value that depends on which of the plurality of transistors conduct.
6. A method for processing an input signal, comprising:
applying the input signal to a first converter capable of performing a plurality of first conversions; selecting one of the first conversions, wherein a key identifies which of the first conversions is selected; using the first converter to perform the selected first conversion on the input signal to generate an encrypted signal; transmitting the encrypted signal on a channel connected to a receiver having a second converter capable of performing a plurality of second conversions; providing the key to the receiver; selecting one of the second conversions, wherein the key identifies which of the second conversions is selected; and using the second converter to perform the selected second conversion on a signal received by the receiver to generate a signal matching the first signal.
2. The method of 1, further comprising:
transmitting the scrambled analog signal to a receiver; converting the scrambled analog signal to a second digital signal using a second analog-to-digital conversion, wherein the second analog-to-digital conversion is the inverse of the first digital-to-analog conversion; and converting the second digital signal to a reconstructed analog signal using a second digital-to-analog conversion, wherein the second digital-to-analog conversion is the inverse of the first analog-to-digital conversion.
3. The method of
5. The method of
8. The method of
10. The method of
12. The method of
13. The method of
14. The method of
16. The method of
(f) selecting the scrambled analog signal as the input analog signal; and (g) repeating steps (b) through (f) one or more times.
17. The method of
(h) transmitting the scrambled analog signal last generated in step (e) to a receiver, where the scrambled analog signal becomes a receiver input signal; (i) selecting an analog-to-digital conversion from the plurality of analog-to-digital conversions; (j) converting the receiver input signal to an intermediate digital signal using the analog-to-digital conversion last selected in step (i); and (k) selecting a digital-to-analog conversion from the plurality of digital-to-analog conversions; and (l) converting the intermediate digital signal into an intermediate analog signal using the digital-to-analog conversion last selected in step (k). (m) selecting the intermediate analog signal as the receiver input signal; and (n) repeating steps (i) through (m) one or more times.
18. The method of
20. The method of 19, further comprising:
transmitting the encrypted digital signal to a receiver; converting the encrypted digital signal to an intermediate analog signal using a second digital-to-analog conversion, wherein the second digital-to-analog conversion is the inverse of the first digital-to-analog conversion; and converting the intermediate analog signal to a reconstructed digital signal using a second analog-to-digital conversion, wherein the second analog-to-digital conversion is the inverse of the first digital-to-analog conversion.
21. The method of
23. The method of
(f) selecting the encrypted digital signal as the input digital signal; and (g) repeating steps (b) through (f) one or more times.
24. The method of
(h) transmitting the encrypted digital signal last generated in step (e) to a receiver, where the encrypted digital signal becomes a receiver input signal; (i) selecting a digital-to-analog conversion from the plurality of digital-to-analog conversions; (j) converting the receiver input signal to an intermediate analog signal using the digital-to-analog conversion last selected in step (i); and (k) selecting an analog-to-digital conversion from the plurality of analog-to-digital conversions; and (l) converting the intermediate analog signal into an intermediate digital signal using the analog-to-digital conversion last selected in step (k). (m) selecting the intermediate digital signal as the receiver input signal; and (n) repeating steps (i) through (m) one or more times.
25. The method of
|
This application relates to commonly-owned U.S. patent application Ser. No. 09/159,704, entitled "PROGRAMMABLE DATA CONVERSION ARRAYS", filed Sep. 23, 1998, now U.S. Pat. No. 6,169,503, and U.S. patent application Ser. No. 09/200,205, entitled "NON-LINEAR MAPPING OF THRESHOLD VOLTAGES FOR ANALOG/MULTI-LEVEL MEMORY", filed concurrently, now U.S. Pat. No. 6,154,157, both of which are incorporated in their entirety.
1. Field of the Invention
This invention relates to circuits and methods for employing non-volatile memory to transform digital and analog signals and to circuits and methods for encrypting or scrambling and decrypting or descrambling digital and analog signals.
2. Description of Related Art
Limiting access to confidential or proprietary information is critical to maintain the privacy or commercial value of the information. Accordingly, many systems have been developed to prevent unauthorized use of information. For example, smart cards, which are in worldwide use, include integrated circuits that contain financial information and require security systems to limit access or use of the information. Commercial television broadcast systems often transmit signals via cable or air waves for the use of those paying for the transmission but also want to prevent others from using the transmission. Communications via the internet, radio, cellular telephones, and telephone lines have a variety of security concern that arise from possible unauthorized interception and use of transmitted information. Accordingly, users often want to protect their communications from unauthorized interception.
A common method for protecting confidential information is to encrypt data or scramble signals that convey the information. Ideally, the encrypted data or scrambled signals convey no usable information to unauthorized recipients, but authorized recipients having the appropriate facility to convert the encrypted data or scrambled signals can decode and use the information. Sometimes the conversion facility consists of a password or key and appropriate software and/or hardware for converting encrypted data or scrambled signal to a usable form. To improve security, the facility of converting the protected information should be difficult or impossible to reverse engineer or duplicate without authorization.
In accordance with the invention, a scrambling or encryption method involves analog-to-digital, digital-to-analog, analog-to-analog, or digital-to-digital conversions that are constructed from one or more conversions, each conversion including an analog-to-digital conversion or a digital-to-analog conversion. Specifically, encryption of an analog signal converts the analog signal to an encrypted digital signal that can be transmitted or converted into an encrypted analog signal. Encryption of a digital signal converts the digital signal to an encrypted analog signal that can be transmitted or converted into an encrypted digital signal. The conversions between analog form and digital form and back can be repeated as many times as desired until a desired encrypted signal is ready and transmitted. Performing the inverse conversions in reverse order reconstructs the original analog signal.
A codec for scrambling/descrambling and encryption/decryption implements two or more different analog-to-digital conversions and two or more digital-to-analog conversions. One embodiment of the codec includes a programmable data conversion array that includes an array of transistors such as floating gate transistors in memory cells. Input circuitry applies an analog signal to gates of the transistors during an analog-to-digital conversion, and an encoder that generates an output digital value according to which transistor or transistors along a row line conduct while the analog signal is applied to the row line. For a digital-to-analog conversion, a read circuit reads the threshold voltage of a transistor identified by a selected digital value to generate an analog voltage that corresponds to the selected digital value. A selection circuit for the converter can route the digital output signal from the encoder to select a transistor to be read and can route the analog output signal from the read circuit to the input circuitry. Accordingly, output values can be routed through the converter once or multiple times.
In accordance with one embodiment of the invention, a converter for a scrambling or encryption system includes an array of transistors such as floating gate transistors and an analog read circuit coupled to the array during a first operation, e.g., a digital-to-analog conversion. The analog read circuit has an output terminal for an analog output signal representing a threshold voltage of a transistor identified by a selected digital signal during the first operation. A first select circuit selects a gate bias signal, selects a set of transistors in the array, and applies the selected gate bias signal to gates of transistors in the selected set. During a second operation, e.g., an analog-to-digital conversion, the first select circuit selects the analog output signal or an analog input signal as the selected gate bias signal. An encoder coupled to the array generates a multibit digital output signal that represents a digital output value that depends on which transistor or transistors in the selected set conduct during the second operation. A second select circuit generates the selected address signal, the selected address signal being dependent on the digital output signal or the digital input signal. In an exemplary embodiment, the first select circuit includes a row decode for the array and multiplexers for selecting the row bias signal, and the second select circuit includes a column decoder and mixing circuits that generate the address signal. The array typically includes multiple sets of transistors, each having a different sequence of threshold voltages that defines an analog-to-digital conversion and a digital-to-analog conversion that is the inverse of the analog-to-digital conversion. Each encryption involving two or more passes through the array requires at least two different sets of transistors that define different conversions.
One method for scrambling an analog signal or encrypting a digital signal includes converting the signal (analog or digital) to an intermediate signal of the opposite form using a first conversion and converting the intermediate signal back using a second conversion that is not the inverse of the first conversion. Since the second conversion is not the inverse of the first conversion, the resulting signal is an encoded (i.e., scrambled or encrypted) signal. The encoded signal can be transmitted to a receiver for decoding (i.e., descrambling or decryption.) In the decoding process, the receiver converts the encoded signal to an intermediate signal using a third conversion and converts that intermediate signal to a decoded signal using a fourth conversion. The third conversion is the inverse of the second conversion, and the fourth conversion is the inverse of the first conversion. The decoding may include decoding a key to identify which of a plurality of analog-to-digital conversions and a plurality of digital-to-analog conversions are the third and fourth conversions.
A more complex process for encrypting an analog signal includes: (a) electing the analog signal as an input analog signal; (b) selecting an analog-to-digital conversion from a plurality of analog-to-digital conversions; (c) converting the input analog signal to an intermediate digital signal using the analog-to-digital conversion last selected in step (b); (d) selecting a digital-to-analog conversion from a plurality of digital-to-analog conversions; and (e) converting the intermediate digital signal into a scrambled analog signal using the digital-to-analog conversion last selected in step (d). Steps (b) through (f) can be repeated one or more times, each time selecting the scrambled analog signal as the input analog signal. A decryption process selects an analog-to-digital conversion from the plurality of analog-to-digital conversions, converts a received input signal to an intermediate digital signal using the analog-to-digital conversion last selected, selects a digital-to-analog conversion from the plurality of digital-to-analog conversions, and converts the intermediate digital signal into an intermediate analog signal using the digital-to-analog conversion last selected. Paired conversions, each including a digital-to-analog conversion and an analog-to-digital conversion, are repeated as in the encryption method. A key or password can identify conversions selected for either coding or decoding.
Encryption and decryption processes for digital signals can be performed in a similar fashion except the encryption and decryption processes select and use digital-to-analog conversions in place of analog-to-digital conversions and selects and uses analog-to-digital conversions in place of digital-to-analog conversions.
Using conversion arrays with floating gate transistors that are programmed for the required conversions makes reverse engineering of encoders or decoders very difficult because information critical to the encryption or decryption process depends on the charges on floating gates. Disassembling a converter would disturb the charge making charge measurement difficult or impossible. Further, since the encryption and decryption processes can be implemented using erasable and programmable memory cells, conversions and the associated encryption and decryption processes can be changed if necessary. For example, encoders and decoders can be changed or up-dated on-the-fly and from a remote location. This adds additional levels of security.
Use of the same reference symbols in different figures indicates similar or identical items.
In accordance with an embodiment of the invention, a security system includes a programmable converter that converts an original digital or analog input signal to an encoded digital or analog output signal and converts an encoded signal back to the original signal. The converter includes a non-volatile memory array (sometimes referred to herein as a conversion array) that provides programmable references for signal conversions and implements more than one type of analog-to-digital conversions and more than none type of digital-to-analog conversions. Generally, each analog-to-digital conversion is the inverse of a corresponding digital-to-analog conversion. The conversion array, being programmable, allows a user or manufacturer to select or change the conversions implemented in the converter to programmably select the encoding and decoding implemented. In particular, an information provider can program the conversion array for conversions unique to the information provider's system, and provide the converters to authorized users. The converter being custom programmed prevents others, even those having physically identical but differently programmed converters, from being able to decode or encoded information. The converter may additionally require a password or key that selects from among variety of programmed conversions or combinations of programmed conversions. Accordingly, even with an appropriately programmed converter, a user is unable to convert encoded information unless the user knows the appropriate password or key.
In accordance with an aspect of the invention, an encoder employs an analog-to-digital or a digital-to-analog conversion to convert an analog or digital signal to an encoded signal of the opposite type. A programmable data conversion array can perform a conversion that depends on the programming of the array. A decoder contains an identically programmed data conversion array that decrypts the encrypted signal and converts the signal back to its original form.
In accordance with another aspect of the invention, the security system and converter can encode or decode digital or analog signals where the encrypted signal is of the same form as the original signal. In particular, encoding an analog signal as an encrypted or scrambled analog signal converts the analog signal to an intermediate digital signal and converts the intermediate digital signal to the encrypted analog signal. The two conversions are not the inverses of each other so that the resulting output analog signal differs from the input analog signal in a manner that depends of the programming of the two conversions. If desired, different even numbers of sequential conversions through the converter to provide a variety of different encodings of the original analog signal, and a key or password can select the sequence of conversions. Since repeated conversions periodically fix the signal in digital format, analog drift or analog error does not propagate from one conversion to the next unless an analog error in a single conversion rises to the significance of a full bit. Decoding performs, in reverse order, the inverse of each conversion performed during encoding. Digital signals are similarly encoded as encrypted digital signals by performing digital-to-analog and analog-to-digital conversions.
U.S. patent application Ser. No. 09/159,704, "Programmable Data Conversion Arrays," filed Sep. 23, 1998 describes converters suitable for security systems in accordance with embodiments of the present invention and is hereby incorporated by reference in its entirety.
To perform the conversions, ADDAC 100 includes a conversion array 110, input circuits, and output circuits 140. Array 110 includes rows 0 to y of reference cells RC00 . . . RC0x, RC10 . . . RC1x, . . . , RCy0 . . . RCyx. In array 110, each reference cell RC00 to RCyx is a floating gate transistor having a programmable threshold voltage VT00 to VTyx, and each row 0 to y has a row line that connects to the control gates of all the memory cells in the row. Alternatively, array 110 can include any type of memory cell that includes a transistor having a programmable threshold voltage that can be changed during or after manufacture of the converter and read during operation of the converter. Reference cells RC00 to RCyx are arranged in x+1 columns 0 to x of reference cells RC00 . . . RCy0, RC01 . . . RCy1, . . . , RC0x . . . RCyx, where reference cells in a column have their drains coupled together by a column line corresponding to the column. In
As described further below, reference cells RC00 to RCxy have respective threshold voltages programmed to provide multiple distinct conversion. The programming can be performed during manufacture of ADDAC using integrated circuit processing techniques to set the threshold voltages in the memory cells (e.g., by a channel threshold voltage ion-implantation masks for ROM) or using off-chip programming circuits. Alternatively or additionally, the ADDAC may contain on-chip erase or programming circuits (not shown) that can change or set the threshold voltages at any time. Programming circuits and methods for programming non-volatile memory cells such as reference cells RC00 to RCyx are well known. In an exemplary embodiment of ADDAC 100, each row 0 to y in array 110 is associated with a different conversion between analog and digital signals, and memory cells in a row have threshold voltages programmed to levels that define the conversion for the row. For example, threshold voltages VT0 to VTx in a row, may define a linear conversion. Specifically, if analog value Ax is in a voltage range from Vmin to Vmax, the threshold voltage VTi for i from 0 to x as given in Equation 1 provides linear analog-to-digital and digital-to-analog conversions.
Threshold voltages VTi according to Equation 2 implement a conversion where analog value Ax is in the voltage range from Vmin to Vmax and the value that signal Dout represents is equal to a function F of the voltage of signal Ax.
Generally, over its range, function F should have a single-valued inverse for an invertable analog-to-digital conversion. The number of suitable functions and conversions definable in this manner is practically limitless.
A row decoder 120 selects from array 110 a row identified by an address signal ADR and applies a signal Vrow from a multiplexer 122 to the selected row. Multiplexer 122 provides analog value Ax as signal Vrow during an analog-to-digital conversion and provides a signal Vramp from a ramp circuit 146 during a digital-to-analog conversion. To perform an analog-to-digital conversion, row decoder 120 applies analog voltage Ax to the row line corresponding to the selected conversion and biases unselected row lines to a voltage lower than the threshold voltage of any reference cell RC00 to RCyx in array 110. Accordingly, none of the reference cells coupled to unselected row lines conduct, but the reference cells that are in the selected row and have threshold voltages less than voltage value Ax conduct. A bias circuit 130 biases all of the column lines of array 110 to a positive voltage (typically 1 to 1.5 volts), and sense amplifiers 142 sense which of the column lines of array 110 couple to conductive reference cells. Each sense amplifier 142 asserts a binary signal indicating whether an associated reference cell in the selected row conducts, and an encoder 150 generates an output digital signal Dout from the binary signals. In an exemplary embodiment, encoder 150 is a thermometer-to-binary encoder that gives signal Dout a value indicating which column or columns in array 110 contain conductive reference cells.
To perform a digital-to-analog conversion, multiplexer 122 selects signal Vramp from ramp circuit 146, and row decoder 120 applies signal Vramp to the row line that address signal ADR selects. Again, row decoder 120 biases unselected row lines to a voltage lower than the threshold voltage of any reference cell RC00 to RCyx in array 110 so that none of the reference cells coupled to unselected row lines conduct. Ramp circuit 146 sweeps signal Vramp across the range of threshold voltages permitted for reference cells RC00 to RCyx, and each reference cell changes conductivity state when signal Vramp reaches the threshold voltage of the reference cell. Selection and bias circuit 130 biases to a positive voltage, at least a selected column line that has a column address associated with digital value Dx, and the associated sense amplifier 142 senses whether the selected column line is coupled to a conductive reference cell. Bias circuit 130 could simultaneously bias all column lines at the positive voltage, but to save power, bias circuit 130 biases only the column line having the column address that signal Dx indicates. A multiplexer 144 selects the one of sense amplifiers 142 that is coupled to the column line having the column address that signal Dx identifies and provides the binary signal from the selected sense amplifier 142 as a trigger signal for sample-and-hold circuit 148. When the conductivity state of the reference cell in the selected row and the selected column changes, sample-and-hold circuit 148 samples voltage Vramp from ramp circuit 146 and gives analog output signal Aout the sampled voltage level.
In an alternative embodiment of ADDAC 100, multiple rows of array 110 contain reference cells for a single conversion. Using multiple rows for a conversion allows higher resolution analog signals and more bits in digital signals. In particular, an n-bit conversion requires about 2n reference cells, but if each row contains fewer than 2n cells, multiple rows of array 110 can be used for each conversion. When each conversion requires multiple rows, a mixer 124 combines digital value Dx and signal CSEL to determine the row address of the selected row for a digital-to-analog conversion. Specifically, signal CSEL selects the conversion (i.e., a set of rows corresponding to the conversion), and the most significant bits of digital input signal Dx select which row from the set contains the reference cell corresponding to value Dx. Accordingly, as shown in
For an analog-to-digital conversion using multiple rows per conversion, signal CSEL has a value that selects one of the rows associated with a desired conversion, and output circuit 140 determines the conductivity states of the reference cells in the current row. If all of the reference cells in the current row conduct or do not conduct, control circuitry (not shown) changes signal CSEL to select another row corresponding to the desired conversion. The control circuit continues to change signal CSEL until a row is found in which some reference cells conduct and other reference cells do not conduct or until two rows that are consecutive in the conversion, are found where one row contains only conducting reference cells and the other row contains only non-conducting reference cells. Once signal CSEL settles on the appropriate row, encoder 150 determines digital output signal Dout based on signal CSEL and on which reference cells in the selected row conduct. In particular, signal CSEL, which identifies the selected row, indicates the most significant bits of signal Dout, and the conducting reference cells in the selected row indicate the least significant bits of signal Dout.
Although
During a digital-to-analog conversion, signal CSEL again identifies the rows corresponding to a conversion, and digital signal Dx identifies a reference cell that corresponds to the digital value being converted. Accordingly, address signal ADR from mixer 236 is a combination of signals Dx and CSEL that selects the reference cell from the set of rows that signal CSEL identifies. Column decoder 150 connects that reference cell to sense circuit 242 which triggers sample-and-hold circuit 148 when required to provide analog output signal Aout at the level of the threshold voltage of the target reference cell.
For an analog-to-analog conversion, ADDAC 100 or 200 performs at least two conversions, an analog-to-digital conversion and a digital-to-analog conversion. For the analog-to-digital conversion, signal CSEL selects a set of reference cells defining the conversion, and multiplexers 122 and 128 select analog input signal Ain for conversion. ADDAC 100 or 200 converts analog input signal Ain to digital output signal Dout. For the digital-to-analog conversion, signal CSEL changes to select a set of reference that defines a different conversion, and multiplexer 126 selects signal Dout from the first conversion to provide value Dx for conversion. A different conversion is selected because if the same conversion, e.g., the same row of array 110 were used, the digital-to-analog conversion would simply invert the analog-to-digital conversion so that analog output signal Aout is equal to analog input signal Ain. However, if the two conversions differ, the result of the two conversions can complete any desired mapping of voltages of analog input signal Ain to voltages of analog output signal Aout. In one example application, the analog-to-digital conversion uses reference cells having threshold voltages as in Equation 2 where the value that signal Dout represents is a non-linear function F of the voltage of signal Ain, and the digital-to-analog conversion defines a linear mapping of the value that signal Dout to the voltage of signal Aout. As a result of this combination, signal Aout is equal to F(Ain). As indicated above, proper selection of the threshold voltages in a row can define any function F.
In the exemplary embodiment, signal CSEL selects one row of array 110 for the analog-to-digital conversion and a different row for the digital-to-analog conversion. A user can provide a password or a key that indicates the rows of array 110 for the first and second conversions. Key decode and control input circuit 160 decodes the key and generates signal CSEL to select the appropriate conversions. Additionally, circuit 160 controls input multiplexers 122, 126, and 128 to loop the output from the first conversion back through the conversion array. Further, since the result of the two conversions is an analog signal Aout, that signal can undergo one or more additional analog-to-analog conversions where the password or key selects the number and nature of the conversions used in encoding. Decoding of the resultant analog signal is an analog-to-analog conversion that inverts each of the conversions conducted during encoding. For example, if an encoding used a first row of array 110 for a first analog-to-digital conversion, a second row of array 110 for a first digital-to-analog conversion, a third row of array 110 for a second analog-to-digital conversion, and a fourth row of array 110 for a second digital-to-analog conversion, decoding uses the fourth row of array 110 for an analog-to-digital conversion, the third row of array 110 for a digital-to-analog conversion, the second row of array for another analog-to-digital conversion, and the first row of array 110 for the final digital-to-analog conversion.
ADDAC 100 or 200 performs a digital-to-digital conversion by performing a digital-to-analog conversion on digital input signal Din and performing an analog-to-digital conversion on signal Aout. As above, the digital-to-analog conversion and the analog-to-digital conversion use different sets of reference cells so that the analog-to-digital conversion does not simply invert the digital-to-analog conversion. Again, digital-to-digital conversions can be sequentially performed and selected in number and nature according to a password or key provided to circuit 160.
Security systems based on ADDAC 100 and 200 have a number of advantages. In particular, array 110 being programmable allows a manufacturer to program array 110 specifically for a particular application so that identical circuits programmed for other applications are unable to decode coded information. Further, reverse engineering a device to determine the encoding is difficult because the decoding performed depends on electric charge on floating gates. Tampering with such memory cells tends to disturb the charge and make measurement of programmed threshold voltages difficult or impossible. Further, the speed of the conversions depends on the time required to read memory cells, which is typically less than about 1 μs. Accordingly, the converter can handle high digital data rates or equivalently high sampling rates for analog signals being converted.
Optionally, data compression can compress a digital data stream from conversion array 310 to reduce the bandwidth required for transmission of signal Dtx on digital channel 320. Digital channel 320 is, for example, an ISDN telephone line, a pair of modems connected via an analog telephone line, or some more complicated system such as the internet which is capable of conveying digital information. Conversion array 330 receives encrypted digital signal Drx and converts signal Drx to a decoded analog signal Aout. To perform the appropriate inverse conversion, conversion array 330 programmed the same as conversion array 310. A matching key may also be required for receiver to identify the appropriate conversion. Example applications of the system of
Conversion array 430 can also be programmed for filtering of an analog signal that is not encrypted. Such filtering is common in modems which convert a received analog signal to samples that are digitally filtered and demodulated to extract data. A modem can use conversion array 430 to perform initial filtering of an analog input signal.
Operating conversion arrays in parallel can also improve data throughput of a encoding or decoding system.
Although the above systems use conversion arrays typically including memory arrays with analog output signals. Systems including conventional binary memory arrays can also employ aspects of the invention. For example,
Although the invention has been described with reference to particular embodiments, the description is only an example of the invention's application and should not be taken as a limitation. Various adaptations and combinations of features of the embodiments disclosed are within the scope of the invention as defined by the following claims.
Patent | Priority | Assignee | Title |
10097348, | Mar 24 2016 | Samsung Electronics Co., Ltd.; SAMSUNG ELECTRONICS CO , LTD | Device bound encrypted data |
10681547, | May 22 2019 | Access verification network device and method | |
10805800, | May 22 2019 | Access verification network device and method | |
11282876, | Feb 09 2018 | Canon Kabushiki Kaisha | Imaging device, imaging system, and moving body |
11810930, | Feb 09 2018 | Canon Kabushiki Kaisha | Imaging device, imaging system, and moving body |
7251151, | Apr 15 2004 | STMICROELECTRONICS S A | Non-volatile memory comprising means for distorting the output of memory cells |
7556406, | Mar 31 2003 | Lumination LLC; Lumination, LLC | Led light with active cooling |
7631245, | Sep 26 2005 | INNOVATIVE MEMORY SYSTEMS, INC | NAND flash memory controller exporting a NAND interface |
7660982, | Feb 27 2003 | Subscription broadcast security system | |
7886212, | Sep 26 2005 | INNOVATIVE MEMORY SYSTEMS, INC | NAND flash memory controller exporting a NAND interface |
8291295, | Sep 26 2005 | INNOVATIVE MEMORY SYSTEMS, INC | NAND flash memory controller exporting a NAND interface |
8316201, | Dec 18 2008 | Western Digital Israel Ltd | Methods for executing a command to write data from a source location to a destination location in a memory device |
8355500, | Apr 08 2010 | Nagravision S.A. | Device and a method for performing a cryptographic function |
8443263, | Dec 30 2009 | SanDisk Technologies, Inc | Method and controller for performing a copy-back operation |
8595411, | Dec 30 2009 | SanDisk Technologies, Inc | Method and controller for performing a sequence of commands |
9858009, | Oct 26 2015 | SanDisk Technologies, Inc | Data folding in 3D nonvolatile memory |
RE42144, | Apr 15 2004 | STMICROELECTRONICS FRANCE | Non-volatile memory comprising means for distorting the output of memory cells |
RE46013, | Dec 30 2009 | SanDisk Technologies, Inc | Method and controller for performing a copy-back operation |
RE46201, | Dec 30 2009 | SanDisk Technologies, Inc | Method and controller for performing a sequence of commands |
Patent | Priority | Assignee | Title |
4443660, | Feb 04 1980 | Rockwell International Corporation | System and method for encrypting a voice signal |
5177786, | Apr 30 1990 | GOLD STAR CO , LTD , A CORPORATION OF THE REPUBLIC OF KOREA | Method and apparatus for scrambling/descrambling a video signal |
5477276, | Dec 17 1992 | Sony Corporation | Digital signal processing apparatus for achieving fade-in and fade-out effects on digital video signals |
5521978, | Dec 17 1992 | Sony Corporation | Digital signal processing apparatus |
5748124, | Aug 01 1995 | Credence Systems Corporation | Analog channel for mixed-signal-VLSI tester |
6072872, | Jan 27 1998 | ARRIS ENTERPRISES LLC | Determination of scrambling mode of a television signal |
6078666, | Oct 25 1996 | MATSUSHITA ELECTRIC INDUSTRIAL CO , LTD | Audio signal processing method and related device with block order switching |
6154157, | Nov 25 1998 | SanDisk Technologies LLC | Non-linear mapping of threshold voltages for analog/multi-level memory |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Nov 25 1998 | SanDisk Corporation | (assignment on the face of the patent) | / | |||
Nov 25 1998 | WONG, SAU C | Invox Technology | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 009611 | /0465 | |
Sep 20 1999 | Invox Technology | SanDisk Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 011812 | /0888 | |
Apr 04 2011 | SanDisk Corporation | SanDisk Technologies Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 026224 | /0697 | |
May 16 2016 | SanDisk Technologies Inc | SanDisk Technologies LLC | CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 038813 | /0004 |
Date | Maintenance Fee Events |
Jun 26 2006 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
May 27 2010 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
May 28 2014 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Dec 24 2005 | 4 years fee payment window open |
Jun 24 2006 | 6 months grace period start (w surcharge) |
Dec 24 2006 | patent expiry (for year 4) |
Dec 24 2008 | 2 years to revive unintentionally abandoned end. (for year 4) |
Dec 24 2009 | 8 years fee payment window open |
Jun 24 2010 | 6 months grace period start (w surcharge) |
Dec 24 2010 | patent expiry (for year 8) |
Dec 24 2012 | 2 years to revive unintentionally abandoned end. (for year 8) |
Dec 24 2013 | 12 years fee payment window open |
Jun 24 2014 | 6 months grace period start (w surcharge) |
Dec 24 2014 | patent expiry (for year 12) |
Dec 24 2016 | 2 years to revive unintentionally abandoned end. (for year 12) |