Briefly, in accordance with one embodiment of the invention, a circuit includes: a dc-to-dc converter. The dc-to-dc converter includes a plurality of ripple regulator dc-to-dc converter circuits. The plurality of circuits are coupled so that the output signals produced by each of the ripple regulator dc-to-dc converter circuits is out of phase with respect to the other of the ripple regulator dc-to-dc converter circuits.
|
1. A circuit comprising: a dc-to-dc converter, said dc-to-dc converter comprising a plurality of ripple regulator dc-to-dc converter circuits, said plurality being coupled so that output signals produced by each of said ripple regulator dc-to-dc converter circuits is out of phase with respect to the other of said ripple regulator dc-to-dc converter circuits.
12. A method of converting a voltage signal from approximately one voltage signal level to approximately another voltage signal level comprising:
producing a plurality of ripple regulated voltage output signals based at least in part on approximately the one voltage signal level; separating said plurality of ripple regulated voltage output signals in phase so that each of said plurality is out of phase with respect to the others of said plurality; and filtering the phase separated output signals to produce approximately the another voltage signal level.
18. A system comprising:
a computing platform including a processor, a memory, interface circuitry, and a bus coupling said processor, said memory and said interface circuitry; said computing platform further including a dc-to-dc converter circuit to convert from approximately a to be applied voltage signal level to approximately a voltage signal level capable of driving said processor; said dc-to-dc converter circuit comprising at least two ripple regulator dc-to-dc converter circuits, said at least two converter circuits being coupled so that the output signals produced by each is out of phase with respect to the rest of said at least two converter circuits.
2. The circuit of
3. The circuit of
4. The circuit of
5. The circuit of
6. The circuit of
7. The circuit of
8. The circuit of
9. The circuit of
10. The circuit of
11. The circuit of
13. The method of
14. The method of
15. The method of
16. The method of
17. The method of
19. The system of
20. The system of
21. The system of
|
This is a continuation of Application No. 09/351,108, filed Jul. 6, 1999, now abandoned.
1. Field
The present invention relates to voltage converters and, more particularly, to DC-to-DC voltage converters.
2. Background
DC-to-DC converters are well-known in the art. Such circuitry or devices are typically employed to convert from one DC voltage signal level to another DC voltage signal level. This may be useful in a variety of embodiments.
One situation that is frequently an issue with such converters occurs when a sizable load is applied to the converter. A relatively sudden increase in load may be approximated as a step function and, as is well-known, typically results in a transient voltage signal in the circuitry to which the step function is applied. Therefore, typically a transient voltage signal will occur in those situations in which a sudden increase in load is applied to a DC-to-DC converter. Such transients, however, are undesirable because one of the functions of a DC-to-DC converter is to maintain an output voltage signal level within a particular voltage signal window or within a set of voltage signal boundaries to ensure, for example, that the operation of the circuitry being powered by the DC-to-DC converter is not substantially affected by the sudden increase in load.
One way that state of the art DC-to-DC converters address the situation is by employing bulk capacitance. Therefore, when the transient results from the application of a sizable load, the capacitors release stored charge to compensate at least partially for the transient voltage signal and to provide the DC-to-DC converter additional time to adjust to the increase in load.
Unfortunately, the use of bulk capacitance has several-disadvantages. For example, such capacitance takes up additional room in the system in which the DC-to-DC converter is being employed. Likewise, in production, adding this bulk capacitance to the circuitry is relatively inconvenient and, therefore, also introduces additional expense and time in the production process. Another approach is to employ what is referred to as ripple regulation. Where this approach is employed, the voltage and current may oscillate between different levels at a particular frequency. However, in some situations, these may undesirably affect overall performance and/or circuit operation because it may make it difficult to maintain tight tolerance on the output voltage and/or current, due at least in part to the amount of variation in voltage and current that may occur as a result of the ripple. Therefore, it would be desirable if a technique or method were available to maintain the output voltage signal level within the desired voltage signal window or voltage signal level bounds even when a sizable or significant load is applied, while reducing at least some of the disadvantages associated with the use of either standard ripple regulation and/or bulk capacitance.
Briefly, in accordance with one embodiment of the invention, a circuit includes: a DC-to-DC converter. The DC-to-DC converter includes a plurality of ripple regulator DC-to-DC converter circuits. The plurality of circuits are coupled so that the output signals produced by each of the ripple regulator DC-to-DC converter circuits is out of phase with respect to the other of the ripple regulator DC-to-DC converter circuits.
The subject matter regarded as the invention is particularly pointed out and distinctly claimed in the concluding portion of this specification. The invention, however, both as to organization, and method of operation, together with objects, features, and advantages thereof, may best be understood by reference to the following detailed description, when read with the accompanying drawings in which:
In the following detailed description numerous specific details are set forth in order to provide a thorough understanding of the invention. However, it will be understood by those skilled in the art that the present invention may be practiced without these specific details. In other instances, well-known methods, procedures, components and circuits have not been described in detail so as not to obscure the present invention.
Ripple regulator converter circuits are generally well-known. For example, although the invention is not limited in scope in this respect, patent application Ser. No. 09/130,524, entitled "DC-to-DC Converter with Transient Suppression," by Harold L. Massie filed on Aug. 5, 1998, assigned to the assignee of the present invention and herein incorporated by reference, describes one particular embodiment of a ripple regulator converter circuit, although the invention is not limited in scope in this respect.
Referring to
A portion of the embodiment illustrated in
The phasing of the two ripple regulator converters is accomplished using components 320, 330, 340, 420, 430 and 440. Inverter 325 inverts the voltage pulse applied to inductor 140 to trigger a negative pulse generator formed by components 320 and 330. The output signal produced by component 330 is the input signal of component 340, which is high in this particular embodiment, is triggered on the negative edge of the voltage pulse applied to inductor 140. It will, of course, be appreciated that the invention is not limited in scope to the particular components and/or conventions employed. Other components and other signal conventions, such as a rising edge, a falling edge, a high signal and a low signal, are included within the scope of the present invention.
The output signal of component 340 is coupled to the negative input port of comparator 110 via diode 320 and resistor 330. Therefore, once one of the ripple regulator converters completes its "on" cycle, the voltage applied to inductor 130 goes to zero or nearly zero. However, the output signal of component 340 is set high and, therefore, resistor 330 and diode 320 increase the feedback voltage applied to comparator 110 by a few milli-volts. This additional feedback voltage inhibits or prevents that ripple regulator converter from resuming its "on" cycle upon reaching voltage level, V1. However, the other ripple regulator converter does not have additional voltage added to one of its input ports, such as for comparator 210, for example, and, therefore, this converter will turn "on" at the established "on" voltage level for that ripple regulator converter, in this particular example, V8. This particular ripple regulator converter turns off if the output voltage has risen to the ripple regulator converter set point voltage, again, V8. However, turning off this ripple regulator converter sets the output signal of component 440 high, via components 420 and 430. Therefore, resistor 530 and diode 520 then inhibit this ripple regulator converter from turning "on" during the "on" cycle of the other ripple regulator converter. In addition, as previously alluded to above, resistor 540 ,and also resistor 550, provide "droop" control for the converter output voltage set points. For a load increase step, the voltage level can drop from ±3.5% to -5.0% versus a droop of from 0 to -5%, thereby providing more margin to deal with larger transients. More specifically, the output voltage is decreased as the output current is increased. The droop control would, at steady state, typically be ±3.5% at no load and -3.5% at full load.
Therefore, referring to the circuit illustrated in
An embodiment of a DC-to-DC converter in accordance with the present invention, such as the two embodiments previously described, for example, provides a number of advantages. For example, as previously decreased, these particular embodiments allow multiple ripple regulator converter circuits to function or operate together in a phased arrangement. Likewise, the input ripple current, specified peak to peak, for example, is effectively decreased by a factor related to the number of ripple regulator converter circuits that are employed. Because the magnitude of the input current is decreased, this reduces the number of input capacitors that would typically be employed. Similarly, the output ripple voltage signal is reduced by a factor that is also related to the number of ripple regulator converter circuits. This occurs because the output ripple frequency increases by a factor related to the number of ripple regulator converter circuits employed, and since the currents are phase related, the ripple current is further reduced by some phase offset. Likewise, yet another advantage of these embodiments, for example, is that the transient response of the DC-to-DC converter embodiment is improved because all the ripple regulator converter circuits turn on or off during a transient event in this embodiment, as previously alluded. More specifically, in this embodiment, during a load transient, the output voltage may fall below the voltage level, referred to in this context as the inhibit voltage level, used to inhibit one or more of the ripple regulator circuits providing one or more particular phases. In this embodiment, the inhibit voltage level was set to be just below the hysterisis voltage level so that, in this embodiment, all of the ripple regulator circuits may turn on during a transient resulting from an increase in load. The ripple regulator circuits in this embodiment are inhibited by just enough voltage to prevent operation during normal operation, but a transient will take the circuits out of the regulation range, so that all the phases are enabled to turn on.
As previously indicated, the invention is not limited in scope to a particular embodiment. For example, an embodiment may alternatively include a method of converting a voltage signal from approximately one voltage signal level to approximately another, as follows. A plurality of ripple regulated voltage output signals based, at least in part, on approximately the one voltage signal level may be produced. The plurality of ripple regulated output signals may be separated in phase so that each of the plurality is out of phase with respect the others of the plurality. The phase separated output signals are filtered to produce approximately another voltage level. Furthermore, there are a variety of additional possible variations within the scope of the present invention. For example, any number of ripple regulated voltage signals, such as two or four produced by the previously illustrated circuits, may be produced. Likewise, the plurality of ripple regulated output signals may be separated approximately equally in phase, for example, from the immediately preceding and succeeding ripple regulated output voltage signal. Likewise, feedback may be employed so that, for example, the ripple regulated output voltage signals may be regulated based, at least in part, on the filtered output voltage signal.
In an alternative embodiment, although the invention is not limited in scope in this respect, a system may include a computing platform including a DC-to-DC converter circuit to convert from voltage level that will be applied to the platform to an approximate voltage signal level capable of driving a processor that may be included in the computing platform. The computing platform may also include, in addition to a processor, such as a microprocessor, a memory, interface circuitry and a bus coupling the processor, memory and interface circuitry. Likewise, a system in accordance with the invention may comprise a variety of computing platforms, such as a server, or a personal computer, such as a laptop or desktop. Typically, although not necessarily, the DC-to-DC converter circuit is incorporated on the motherboard.
While certain features of the invention have been illustrated and described herein, many modifications, substitutions, changes and equivalents thereof will now occur to those skilled in the art. It is, therefore, to be understood that the appended claims are intended to cover all such modifications and changes as fall within the true spirit of the invention.
Massie, Harold L., Payton, Edward L.
Patent | Priority | Assignee | Title |
10008854, | Feb 19 2015 | FLEXTRONICS INDUSTRIAL, LTD ; FLEXTRONICS AMERICA, LLC | Method and apparatus for time-domain droop control with integrated phasor current control |
10283974, | Mar 02 2009 | Volterra Semiconductor LLC | Systems and methods for intelligent, adaptive management of energy storage packs |
10951037, | Feb 19 2015 | Enphase Energy, Inc. | Method and apparatus for time-domain droop control with integrated phasor current control |
11355936, | Feb 19 2015 | Enphase Energy, Inc. | Method and apparatus for time-domain droop control with integrated phasor current control |
7498782, | Jun 30 2005 | Intel Corporation | Computer systems and voltage regulator circuits with toroidal inductors |
7885088, | Feb 28 2006 | STMICROELECTRONICS S R L | Method for controlling a multiphase interleaving converter and corresponding controller |
8686693, | Mar 02 2009 | Volterra Semiconductor Corporation | Systems and methods for scalable configurations of intelligent energy storage packs |
9397502, | Mar 02 2009 | Volterra Semiconductor Corporation | System and method for proportioned power distribution in power converter arrays |
9467042, | Feb 28 2006 | STMicroelectronics S.r.1. | Method for controlling a multiphase interleaving converter and corresponding controller |
9780649, | Feb 28 2006 | STMicroelectronics S.r.l. | Method for controlling a multiphase interleaving converter and corresponding controller |
Patent | Priority | Assignee | Title |
3792286, | |||
4685039, | Nov 15 1983 | Yokogawa Electric Corporation | DC/DC converter |
5508903, | Apr 21 1995 | Interleaved DC to DC flyback converters with reduced current and voltage stresses | |
5682303, | Dec 08 1993 | MURATA POWER SOLUTIONS, INC | Reconfigurable thin-profile switched-mode power conversion array and method of operating the same |
5973485, | Jun 28 1995 | Dell USA, L.P. | Method and apparatus for a multiple stage sequential synchronous regulator |
6147526, | Dec 23 1997 | Texas Instruments Incorporated | Ripple regulator with improved initial accuracy and noise immunity |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Apr 16 2001 | Intel Corporation | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Sep 27 2005 | ASPN: Payor Number Assigned. |
Jul 14 2006 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Jul 14 2010 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Jun 25 2014 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Jan 21 2006 | 4 years fee payment window open |
Jul 21 2006 | 6 months grace period start (w surcharge) |
Jan 21 2007 | patent expiry (for year 4) |
Jan 21 2009 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jan 21 2010 | 8 years fee payment window open |
Jul 21 2010 | 6 months grace period start (w surcharge) |
Jan 21 2011 | patent expiry (for year 8) |
Jan 21 2013 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jan 21 2014 | 12 years fee payment window open |
Jul 21 2014 | 6 months grace period start (w surcharge) |
Jan 21 2015 | patent expiry (for year 12) |
Jan 21 2017 | 2 years to revive unintentionally abandoned end. (for year 12) |