The present invention provides a system and method for preparing semiconductor integrated circuits ("ICs"), particularly ball grid arrays ("BGAs"), quad flat packs ("QFPs") and dual in line packages ("DIPs") for failure analysis ("FA") using a variety of techniques, including emission microscopy ("EM") and externally induced voltage alteration ("XIVA"). This system and method requires precision thinning and polishing of the semiconductor IC device to expose the backside of the die and mounting of the semiconductor device on a secondary package assembly.
|
1. A method of preparing a semiconductor sample using a primary package with a semiconductor die disposed therein and a secondary package assembly, the primary package having a front side and a backside, the semiconductor die disposed in the primary package having a plurality of ball bonds attached to a substrate and lead frame through a plurality of bond wires, the secondary package assembly having a closed top and an open bottom providing a cavity therein, the secondary package assembly having a lead frame connecting to a plurality of exposed conducting points on the bottom of the secondary package assembly, the method comprising the steps of:
removing a portion of the secondary package assembly closed top to create an aperture therein; thinning the primary package from the front side to remove the bond wires and expose the ball bonds; mounting the front side of the thinned primary package to the top of the secondary package assembly such that the semiconductor die is accessible via the aperture; attaching a plurality of wires between the exposed ball bonds on the semiconductor die and the lead frame of the secondary package assembly; filling the cavity created by the secondary package assembly and the thinned primary package with a material; and thinning the backside of the thinned primary package to a desired thickness.
2. The method of preparing a semiconductor sample as recited in
3. The method of preparing a semiconductor sample as recited in
4. The method of preparing a semiconductor sample as recited in
5. The method of preparing a semiconductor sample as recited in
6. The method of preparing a semiconductor sample as recited in
7. The method of preparing a semiconductor sample as recited in
8. The method of preparing a semiconductor sample as recited in
9. The method of preparing a semiconductor sample as recited in
10. The method of preparing a semiconductor sample as recited in
11. The method of preparing a semiconductor sample as recited in
12. The method of preparing a semiconductor sample as recited in
13. The method of preparing a semiconductor sample as recited in
14. The method of preparing a semiconductor sample as recited in
15. The method of preparing a semiconductor sample as recited in
16. The method of preparing a semiconductor sample as recited in
17. The method of preparing a semiconductor sample as recited in
18. The method of preparing a semiconductor sample as recited in
19. The method of preparing a semiconductor sample as recited in
20. The method of preparing a semiconductor sample as recited in
21. The method of preparing a semiconductor sample as recited in
22. The method of preparing a semiconductor sample as recited in
23. The method of preparing a semiconductor sample as recited in
24. The method or preparing a semiconductor sample as recited in
25. The method of performing failure analysis on a semiconductor sample as recited in
26. The method of performing failure analysis on a semiconductor sample as recited in
27. The method of performing failure analysis on a semiconductor sample as recited in
28. The method of performing failure analysis on a semiconductor sample as recited in
29. The method of performing failure analysis on a semiconductor sample as recited in
30. The method of performing failure analysis on a semiconductor sample as recited in
31. The method of performing failure analysis on a semiconductor sample as recited in
32. The method of performing failure analysis on a semiconductor sample as recited in
33. The method of performing failure analysis recited on a semiconductor sample as recited in
34. The method of performing failure analysis on a semiconductor sample as recited in
35. The method of preparing a semiconductor sample and performing backside failure analysis recited in
36. The method of performing backside analysis as recited in
37. The method of preparing a semiconductor sample as set forth in
|
This application claims the benefit of Ser. No. 60/343,929, filed Dec. 28, 2001.
This invention relates to methods of, and devices used for, repackaging semiconductor integrated circuit ("IC") packages, including ball-grid arrays ("BGAs"), quad flat packs ("QFPs"), and dual in-line packages ("DIPs") in order to perform failure analysis ("FA") thereon. More particularly, and not by way of any limitation, the present invention is directed to a method that provides a semiconductor IC sample for FA from the front side or backside using a variety of FA techniques, including electron microscopy ("EM") and externally induced voltage alteration ("XIVA").
FA is concerned with analyzing semiconductor IC devices for defects and failure mechanisms. A number of different techniques are available for performing FA on the front side or backside of a semiconductor IC device.
One technique for performing FA on a semiconductor IC device is emission microscopy ("EM"). FA using an emission microscope is performed by collecting visible and near infrared ("NIR") wavelength photons emitted from transistors, junctions, and other photon generating structures on or near the top or front, electrically active, silicon surface. These photons are transmitted through the overlying, relatively transparent dielectric layers, passing between or scattered around the patterned, opaque metal interconnections. Detection of photons that emerge from around these overlying layers is referred to as front side EM analysis. Imaging light passing through the silicon substrate and emerging from the bottom is referred to as backside EM analysis.
The backside of the semiconductor IC device is the exposed surface opposite to that on which active semiconductor devices are fabricated. Backside analysis takes advantage of silicon's transmission of photons with energies less than its indirect silicon band-gap energy. There is an increasing interest in backside EM analysis, which is driven, in part, by the advancement of semiconductor IC fabrication technologies with additional opaque conductor layers and packaging technologies that typically obscure the front side of the die. Restrictions in performing front side analysis is particularly acute with respect to BGA devices. While BGA packages that are fully populated allow more signal pins for a given package footprint, this configuration provides difficulties in using EM equipment for backside analysis.
Traditional backside EM typically requires polishing of the die from the backside and socketing the resultant die sample in a special fixture for inspection with NIR energies through the polished silicon substrate. Semiconductor IC sample preparation for backside analysis requires a semiconductor IC sample to remain in the original package or wafer and be imaged through the bottom of the socket that makes electrical contact to the semiconductor IC. But this method of backside EM analysis is not possible with BGAs with high pin populations.
XIVA comprises another set of techniques for performing FA on a semiconductor IC device and includes, among other techniques, light induced voltage alteration ("LIVA"), thermally induced voltage alteration ("TIVA"), charge induced voltage alteration ("CIVA") and low energy charge induced voltage alteration ("LeCIVA"). These techniques take advantage of a change in voltage across a device under test as a reaction to some energy stimulus. In performing FA using XIVA techniques, a power supply to the semiconductor IC device is placed in constant current mode. The current is adjusted to provide the voltage required for the test or the response required for the voltage monitoring amplifier. The voltage monitoring amplifier is place in parallel with the power supply to monitor the voltage across the semiconductor IC device. The voltage monitoring amplifier is adjusted to null out the constant voltage being supplied by the power supply. When the energy source of the XIVA system is scanned across the semiconductor IC device, any change in voltage across the semiconductor IC device is detected by the voltage monitoring amplifier. The output signal of the voltage monitoring amplifier is fed to an optical microscope or other suitable monitoring device for determination of the location of a defect or other anomaly. Other techniques of FA, described below, include Schleeren Thermal Mapping, picoseconds imaging circuit analysis ("PICA") and laser voltage probe ("LVP").
LIVA and TIVA require backside access to the semiconductor IC device. LIVA utilizes a highly focused light source, generally a laser with a wavelength capable of penetrating the backside of the semiconductor IC device. The wavelength of the light is such that it interacts with the junctions within the semiconductor IC device creating hole-electron pairs in the junctions. In those locations where the circuit is anomalous, the hole-electron pairs combine to set up a current which disrupts the expected results of the circuit. The disruption is detected by the XIVA system.
TIVA also uses a highly focused light source, generally a laser with a wavelength which is capable of penetrating the backside of the semiconductor IC device. The wavelength of the light is such that it does not interact with the junctions. However, the wavelength of the light is such that it is adsorbed by the conductive lines which are constructed within the semiconductor IC device. The light heats up the conductors within the semiconductor IC device causing changes in the resistivity of the interconnections. The changes in resistivity are registered as changes in voltage across the semiconductor IC device. The light intensity is controlled to give the required heating to produce the desired signal which is detected by the XIVA system.
CIVA uses an electron beam to penetrate the top surface of a semiconductor IC device. The metal level within the semiconductor IC device which is activated is dependent upon the energy of the primary electron beam generated by a scanning electron microscope. For example, top level metal may only require 10 KeV to contact. Lower level metal may require 20 KeV. The primary electron beam penetrates to a metal level depositing a charge on that level. A metal line which is not electrically connected to a path to power or ground would float. The change in voltage level on the metal line changes the operation of the complementary CMOS pair in the semiconductor IC device and causes a resultant voltage change at the device power supply which would be detected by the XIVA system.
The LeCIVA technique uses an extremely high current, 200+nA primary electron beam, at low energy, typically 800 eV, to charge the surface of the semiconductor IC device. The gaussian energy distribution of the primary beam creates zones within the beam spot which charge differently. The very high current center charges the surface non-linearly with respect to the lower beam current on the outer edges of the beam spot. On the outer edges, the charging follows the non-linear charging rules for voltage and current by an electron beam. As the beam is scanned across the surface of the semiconductor IC device, the differential charging of the outer edge of the beam and the interior of the beam cause a voltage spike to occur which propagates through the dielectric. Metal lines block the signal. The voltage spike will change the voltage on any metal line which does not have a connection to power or ground. The change in voltage affects the complementary CMOS transistors to which the metal line is connected. Due to the change in current draw of the circuit, a change in voltage is seen across the semiconductor IC device which is detected by the XIVA system.
In Schleeren Thermal Mapping, laser light is used to light the backside of the semiconductor IC device. The reflected light passes across a single sided slit and is imaged on a viewing plane. Because some of the reflected signal is cut offby the slit, the resultant image is subject to interference patterns if there are any anomalies on the surface. Thus, with Schleeren Thermal Mapping, the backside of the semiconductor IC device is assumed to be polished flat and coated with some form of anti-reflective material. A change in the index of refraction of the silicon due to local heating when the semiconductor IC device is powered reveals the anomalies.
PICA images the photon emission of hot electrons injected into the channel of a transistor at the time the transistor is turned on. An optical microscope system with an imaging photo-multiplier is used to focus on a region of the semiconductor IC device, viewing multiple transistors. As the transistors are turned on, photons are focused into the detection system. A database is created correlating the X/Y positions of photon emission to the time of photon generation with respect to a reference signal. The database is used to create images of the transistors turning on with time resolution. Alternatively, a waveform can be created from the photon timing information at each transistor location.
LVP takes advantage of the Frank-Keldysh effect. A laser beam composed of a wavelength of light that is transparent to the silicon is focused on the junctions within the semiconductor IC device from the backside of the device. The wavelength of the laser beam is short enough to interact with the junctions causing some generation of hole-electron pairs. The light is reflected from the semiconductor by the silicide over the diffused areas or the metal in the contacts. The reflected light carries two pieces of information. There is an amplitude change in the reflected light due to changes in the junction and there are changes in phase due to changes in the electric field of the junction. The changes in the junction are due to changes in applied voltage on the junction. A detector system is used to pick up the changes in amplitude and or phase in the reflected light. The detector system converts the signal to a display which represents the voltage change on the junction.
The technology of semiconductor IC device preparation for the above referenced and other modes of FA is beset with various drawbacks and deficiencies. As such, it should be realized that there has arisen a need for a solution that addresses the shortcomings of the current semiconductor IC device preparation techniques. The present invention provides such a solution.
Accordingly, the present invention advantageously provides a system and method for preparing semiconductor IC devices, particularly BGAs, QFPs and DIPs for FA. Although many types of samples prepared using the disclosed method and invention can be prepared for backside FA, the disclosed method and invention can also be used for front side FA. The disclosed system and method is illustrated using a BGA type package, although other packages are easily adapted for repackaging using the disclosed method and invention. This system and method requires precision thinning and polishing of the semiconductor IC device to expose the backside of the die.
In the drawings, like or similar elements are designated with identical reference numerals throughout the several views, and the various elements depicted are not necessarily drawn to scale.
As can be seen in
After the milling process has been completed, BGA 100 is removed from the milling tool and lightly polished using any one or a combination of a variety of techniques, generally known to those in the art. The disclosed embodiment utilizes lap polishing techniques to polish the BGA 100.
As can be seen in
As illustrated in
While the mechanical work ofrepackaging, milling and polishing of the BGA 100 is being performed, pin to pin mapping of the primary package 100 to the secondary assembly package 200 is performed. This is undertaken to make the primary package 100 electrically behave like the secondary package assembly 200. This requires reassignment of the connections between die pads of the primary package 100 and bond fingers of the lead frame 23. Once completed, it allows the primary package 100 to be tested while contained in the modified secondary package assembly 200. The modified secondary package assembly 200 with the attached thinned BGA 100 is inserted in a test socket, and a modified test program is run. Once the datalogs for the newly repackaged device represent electrical characteristics identical to the original failing characteristics, further backside polishing of the semiconductor die 12 can be undertaken. This process can also be used on a variety of packages such as QFPs and DIPs, in order to perform FA.
Once the semiconductor device has been repackaged, a variety of FA methods can be used thereon from the backside or the front side, including EM, LIVA, TIVA, CIVA, LeCIVA, Schleeren Thermal Mapping, PICA or LVP. Based on the foregoing, it should be appreciated by those skilled in the art that the present invention provides an innovative solution that overcomes the drawbacks and deficiencies of the existing sample preparation technologies for FA. The innovative teachings of the present application are described with particular reference to the disclosed embodiment using a 256GGN secondary package assembly and a BGA primary package. However, it should be understood that this embodiment provides only one example of the many advantageous uses and innovative teachings herein. Various alterations, modifications and substitutions can be made to the disclosed invention without departing in any way from the spirit and scope of the present invention, as defined in the claims that follow.
Wills, Kendall S., Harrison, Ray D., Zhu, Jianbai, Subido, Willmar
Patent | Priority | Assignee | Title |
11682585, | Sep 30 2015 | Skyworks Solutions, Inc. | Devices for fabrication of shielded modules |
6891363, | Sep 03 2002 | DCG Systems, Inc | Apparatus and method for detecting photon emissions from transistors |
6943572, | Sep 03 2002 | DCG Systems, Inc | Apparatus and method for detecting photon emissions from transistors |
7038442, | Sep 03 2002 | DCG Systems, Inc | Apparatus and method for detecting photon emissions from transistors |
7323862, | Sep 03 2002 | DCG Systems, Inc | Apparatus and method for detecting photon emissions from transistors |
7400154, | Sep 03 2002 | DCG Systems, Inc | Apparatus and method for detecting photon emissions from transistors |
7439730, | Sep 03 2002 | DCG Systems, Inc | Apparatus and method for detecting photon emissions from transistors |
7898276, | Mar 01 2005 | SV Probe Pte Ltd. | Probe card with stacked substrate |
8400175, | Nov 01 2003 | System and method for use in functional failure analysis by induced stimulus | |
8877523, | Jun 22 2011 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Recovery method for poor yield at integrated circuit die panelization |
9799617, | Jul 27 2016 | NXP USA, INC | Methods for repackaging copper wire-bonded microelectronic die |
Patent | Priority | Assignee | Title |
5424254, | Feb 22 1994 | International Business Machines Corporation | Process for recovering bare semiconductor chips from plastic packaged modules by thermal shock |
6020748, | Jul 03 1996 | Vanguard International Semiconductor Corporation | Method and apparatus for conducting failure analysis on IC chip package |
6096568, | Jan 08 1999 | Advanced Micro Devices | Process for preparing a semiconductor device package for analysis of a die |
6245586, | Oct 09 1998 | Wire-to-wire bonding system and method | |
6249052, | Jun 01 1998 | CHIP PACKAGING SOLUTIONS LLC | Substrate on chip (SOC) multiple-chip module (MCM) with chip-size-package (CSP) ready configuration |
6329212, | Jan 08 1999 | Advanced Micro Devices, Inc. | Process for exposing for analysis the back side of a semiconductor die mounted in a package |
6331453, | Dec 16 1999 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method for fabricating semiconductor packages using mold tooling fixture with flash control cavities |
JP6465860, | |||
JP8203939, | |||
JP8222592, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jan 10 2002 | WILLS, KENDALL S | Texas Instruments Incorporated | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 012498 | /0881 | |
Jan 11 2002 | Texas Instruments Incorporated | (assignment on the face of the patent) | / | |||
Jan 11 2002 | HARRISON, RAY | Texas Instruments Incorporated | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 012498 | /0881 | |
Jan 11 2002 | ZHU, JIANBAI | Texas Instruments Incorporated | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 012498 | /0881 | |
Jan 11 2002 | SUBIDO, WILLMAR | Texas Instruments Incorporated | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 012498 | /0881 |
Date | Maintenance Fee Events |
Jun 22 2006 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Jul 02 2010 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Sep 26 2014 | REM: Maintenance Fee Reminder Mailed. |
Feb 18 2015 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
Feb 18 2006 | 4 years fee payment window open |
Aug 18 2006 | 6 months grace period start (w surcharge) |
Feb 18 2007 | patent expiry (for year 4) |
Feb 18 2009 | 2 years to revive unintentionally abandoned end. (for year 4) |
Feb 18 2010 | 8 years fee payment window open |
Aug 18 2010 | 6 months grace period start (w surcharge) |
Feb 18 2011 | patent expiry (for year 8) |
Feb 18 2013 | 2 years to revive unintentionally abandoned end. (for year 8) |
Feb 18 2014 | 12 years fee payment window open |
Aug 18 2014 | 6 months grace period start (w surcharge) |
Feb 18 2015 | patent expiry (for year 12) |
Feb 18 2017 | 2 years to revive unintentionally abandoned end. (for year 12) |