This invention relates to a TFT-LCD and a manufacturing method therefor which etches triple layer patterns in a single process step. As a result, the number of masking processes is reduced and a high quality device is produced with less defects. The method comprises the steps of: depositing a gate metal on a substrate; forming and a gate pad a gate electrode by etching the gate metal; forming an insulating layer on both the gate metal and the gate pad; depositing an amorphous silicon layer on the insulating layer; depositing an n+ amorphous silicon layer on the amorphous silicon layer; depositing a source/drain on the n+ amorphous silicon layer; etching the amorphous silicon, the n+ amorphous silicon layer and the source/drain to form a triple layer pattern; etching the n+ amorphous silicon layer and the source/drain to form a source/drain electrode; depositing a passivation layer; etching a passivation layer to expose both a portion of the source/drain electrode and a portion of the gate pad; depositing a pixel electrode layer on the passivation layer; and etching the pixel electrode layer to form a pixel electrode.
|
3. A thin film transistor, comprising:
gate extending in a first direction and formed on a substrate; an insulating layer formed on the gate; an amorphous silicon layer formed on the insulating layer; an n+ amorphous silicon layer formed on the entire surface of the amorphous silion layer; a source/drain extending in a second direction, intersecting the gate and formed on the n+ amorphous silicon layer, the n+ amorphous silicon layer and the amorphous silicon layer extending along the source/drain; and a passivation layer formed on the source/drain.
1. A thin film transistor, comprising:
a gate extending in a first direction and formed on a substrate; an insulating layer formed on the gate; an amorphous silicon layer formed on the insulating layer; an n+ amorphous silicon layer formed on the amorphous silicon layer, the entire bottom surface of the n+ amorphous silicon layer located on the amorphous silicon layer; a source/drain extending in a second direction, intersecting the gate and formed on the n+ amorphous silicon layer, the n+ amorphous silicon layer and the amorphous silicon layer extending along the source/drain; and a passivation layer formed on the source/drain.
2. The apparatus as defined in
4. The thin film transistor of
5. The thin film transistor of
6. The thin film transistor of
7. The thin film transistor of
8. The thin film transistor of
9. The thin film transistor of
10. The thin film transistor of
|
This is a division of application Ser. No. 08/600,132, filed Feb. 12, 1996.
1. Field of the Invention
The present invention relates to a thin film transistor-liquid crystal display (hereinafter referred to as a TFT-LCD) and a manufacturing method therefor. More particularly, this invention relates to a TFT-LCD and a manufacturing method therefor which etches multi-layer patterns in a single process step.
2. Description of the Related Art
A conventional TFT-LCD is disclosed in Society for Information Display '94 DIGEST, page 263, the content of which is hereby expressly incorporated by reference herein in its entirety. That TFT-LCD will now be described with reference to
In
forming a gate pad 21, a gate electrode 2, and a gate line by depositing and etching a metal layer on a substrate 1;
forming a anodic oxidation layer 3 on both the gate electrode 2 and a portion of the gate pad 21;
depositing an insulating layer 4;
depositing an amorphous silicon layer 5 on the insulating layer 4;
depositing an n+ amorphous silicon layer 6 on the amorphous silicon layer 5;
etching both the amorphous silicon layer 5 and the n+ amorphous silicon layer 6 to form an active island 56;
partially etching the insulating layer 4 on the gate pad 21;
forming both a source/drain electrode 9 and a data line by depositing and etching a metal layer;
forming a passivation layer 10 having a contact hole 12 by depositing and etching an insulating material; and
forming a pixel electrode 13 by depositing and etching a transparent conductive material.
The above-described conventional TFT-LCD has many problems.
First, it reduces production yield. In addition, the etchants used during the etching process steps cause defects in the resulting TFT-LCD.
Moreover, it is more costly because many etching processes are employed in its fabrication.
An objective of the present invention is to provide a TFT LCD and a manufacturing method therefor which etches multi-layer patterns in a single process step. Accordingly, the present invention not only reduces the number of masking processes but also produces a high quality device with less defects.
In order to achieve this objective, a method is provided for manufacturing a TFT-LCD according to the present invention, which comprises the steps of:
depositing a gate metal on a substrate;
forming a gate electrode and a gate pad by etching the gate metal;
depositing an insulating layer;
depositing an amorphous silicon layer;
depositing an n+ amorphous silicon layer on the amorphous silicon layer.
depositing a source/drain layer on the n+ amorphous silicon layer;
etching the source/drain layer, the n+ amorphous silicon layer, and the amorphous silicon layer to form a triple layer pattern in a single process step;
etching the source/drain layer and the n+ amorphous silicon layer to form a source/drain electrode pattern;
depositing a passivation layer;
etching a passivation layer to expose both a portion of the source/drain electrode and a portion of the gate pad;
depositing a pixel electrode on the passivation layer; and
etching the pixel electrode;
A TFT-LCD according to the present invention includes: a gate electrode and a gate pad that are formed on a substrate; an insulating layer having a contact hole exposing the gate pad; an amorphous silicon layer which is formed on the insulating layer; a source/drain electrode which is formed on the amorphous silicon layer; a passivation layer, having contact holes which are formed on both the source/drain electrode and the gate pad; and a pixel electrode layer formed on the passivation layer.
The present invention will now be described more specifically with reference to the attached drawings, wherein:
A preferred embodiment of the present invention will become apparent from a study of the following detailed description, when viewed in light of the accompanying drawings.
A manufacturing method for producing a TFT-LCD according to a preferred embodiment of the present invention is shown in
As shown in
As shown in FIG. 5B and
As shown in FIG. 5C and
As shown in FIG. 5D and
As shown in FIG. 5E and
As shown in
At this time, when both the insulating layer 24 and the anodic oxidation layer 23 on the gate pad 21 are partially etched, portions of the insulating layer 24 and the anodic oxidation layer 23 which are on the gate electrode 22 are protected from the etchant because they are covered with the source/drain layer 29.
As shown in FIG. 5G and
As described above, this invention not only reduces steps of the masking process but also producing a high quality device with less defects.
It is understood that various other modifications will be apparent to and can be readily made by those skilled in the art without departing from the scope and spirit of this invention. Accordingly, it is not intended that the scope of the claims appended hereto be limited to the description as set forth herein, but rather that the claims be construed as encompassing all the features of patentable novelty that reside in the present invention, including all features that would be treated as equivalents thereof by those skilled in the art which this invention pertains.
Patent | Priority | Assignee | Title |
7259035, | Feb 29 1996 | SAMSUNG ELECTRONICS CO , LTD | Methods of forming thin-film transistor display devices |
7705355, | Feb 29 1996 | SAMSUNG ELECTRONICS CO , LTD | Thin-film transistor display devices having composite electrodes |
8159448, | Dec 19 2008 | Analog Devices, Inc. | Temperature-compensation networks |
Patent | Priority | Assignee | Title |
5045485, | Feb 04 1988 | SEIKO PRECISION INC | Method for producing amorphous silicon thin film transistor array substrate |
5054887, | Aug 10 1988 | Sharp Kabushiki Kaisha | Active matrix type liquid crystal display |
5166085, | Sep 09 1987 | Casio Computer Co., Ltd. | Method of manufacturing a thin film transistor |
5289016, | Apr 24 1990 | NEC LCD Technologies, Ltd | Thin film transistor with excellent stability for liquid crystal display |
5294811, | Nov 30 1990 | Hitachi, Ltd. | Thin film semiconductor device having inverted stagger structure, and device having such semiconductor device |
5334859, | Sep 05 1991 | Casio Computer Co., Ltd. | Thin-film transistor having source and drain electrodes insulated by an anodically oxidized film |
5397719, | Jul 22 1992 | SAMSUNG DISPLAY CO , LTD | Method for manufacturing a display panel |
5422293, | Dec 24 1991 | Casio Computer Co., Ltd. | Method for manufacturing a TFT panel |
5478766, | Mar 03 1994 | SAMSUNG DISPLAY CO , LTD | Process for formation of thin film transistor liquid crystal display |
5483082, | Dec 28 1992 | Sharp Kabushiki Kaisha | Thin film transistor matrix device |
5496749, | Oct 15 1992 | Sharp Kabushiki Kaisha | Method of manufacturing thin film transistors in a liquid crystal display apparatus |
5580796, | Dec 28 1992 | Sharp Kabushiki Kaisha | Method for fabricating thin film transistor matrix device |
JP56140321, | |||
JP6118444, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Feb 12 1996 | KIM, DONG-GYU | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 011141 | /0879 | |
Sep 26 2000 | Samsung Electronics Co., Ltd. | (assignment on the face of the patent) | / | |||
Sep 04 2012 | SAMSUNG ELECTRONICS CO , LTD | SAMSUNG DISPLAY CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 028984 | /0774 |
Date | Maintenance Fee Events |
Sep 15 2006 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Sep 09 2010 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Sep 30 2014 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Jan 07 2015 | ASPN: Payor Number Assigned. |
Date | Maintenance Schedule |
Apr 08 2006 | 4 years fee payment window open |
Oct 08 2006 | 6 months grace period start (w surcharge) |
Apr 08 2007 | patent expiry (for year 4) |
Apr 08 2009 | 2 years to revive unintentionally abandoned end. (for year 4) |
Apr 08 2010 | 8 years fee payment window open |
Oct 08 2010 | 6 months grace period start (w surcharge) |
Apr 08 2011 | patent expiry (for year 8) |
Apr 08 2013 | 2 years to revive unintentionally abandoned end. (for year 8) |
Apr 08 2014 | 12 years fee payment window open |
Oct 08 2014 | 6 months grace period start (w surcharge) |
Apr 08 2015 | patent expiry (for year 12) |
Apr 08 2017 | 2 years to revive unintentionally abandoned end. (for year 12) |