A thick film circuit with a perimeter anchored thick film pad is provided. The thick film circuit includes a base substrate, a thick film bonding pad, and a solder mask layer. The thick film bonding pad is formed on the surface of the base substrate. The solder mask layer is also formed on the surface of the base substrate, and overlaps a portion of the thick film bonding pad in order to improve adhesion between the thick film bonding pad and the base substrate.

Patent
   6583019
Priority
Nov 19 2001
Filed
Nov 19 2001
Issued
Jun 24 2003
Expiry
Nov 19 2021
Assg.orig
Entity
Large
8
19
all paid
1. A thick film circuit, comprising:
a base substrate having a surface;
a thick film bonding pad formed on the surface of the base substrate; and
a solder mask layer formed on the surface of the base substrate and overlapping a portion of the thick film bonding pad;
wherein-the base substrate is a ceramic substrate.
2. The thick film circuit of claim 1, wherein the base substrate is comprised of alumina (Al2O3).
3. The thick film circuit of claim 1, wherein the base substrate is comprised of aluminum nitride (AlN).
4. The thick film circuit of claim 1, wherein the base substrate is comprised of beryllia (BeO).
5. The thick film circuit of claim 1, wherein the base substrate is a glass ceramic substrate.
6. The thick film circuit of claim 1, wherein the base substrate comprises a dielectric thick film layer formed on an alumina (Al2O3) layer, wherein the thick film bonding pad and solder mask layer are formed on a surface of the dielectric thick film layer.
7. The thick film circuit of claim 1, wherein the thick film bonding pad is comprised of copper (Cu).
8. The thick film circuit of claim 1, wherein the thick film bonding pad is comprised of gold (Au).
9. The thick film circuit of claim 1, wherein the thick film bonding pad is comprised of silver (Ag).
10. The thick film circuit of claim 1, wherein the thick film bonding pad is comprised of palladium-silver (PdAg).
11. The thick film circuit of claim 1, wherein the thick film bonding pad is comprised of platinum-silver (PtAg).
12. The thick film circuit of claim 1, wherein the thick film bonding pad is comprised of palladium-gold (PdAu).
13. The thick film circuit of claim 1, wherein the thick film bonding pad is comprised of platinum-gold (PtAu).
14. The thick film circuit of claim 1, wherein the thick film bonding pad is defined by a perimeter and the solder mask layer overlaps substantially the entire perimeter of the thick film bonding pad.
15. The thick film circuit of claim 14, further comprising:
a solder layer formed on the thick film bonding pad, wherein the overlapping solder mask layer prevents the solder layer from contacting the interface between the thick film bonding pad and the base substrate.
16. The thick film circuit of claim 15, wherein the solder layer is comprised of a lead-based material.
17. The thick film circuit of claim 15, wherein the solder layer is comprised of a lead-tin alloy (PB/Sn).
18. The thick film circuit of claim 1, wherein the thick film bonding pad is formed on the surface of the base substrate by a combination of thick film screen printing.
19. The thick film circuit of claim 1, wherein the thick film bonding pad is formed on the surface of the base substrate by a combination of thick film screen printing and wet chemical etching.
20. The thick film circuit of claim 1, further comprising:
a plurality of thick film bonding pads arranged in a land grid array (LGA), wherein the solder mask layer overlaps a portion of each of the thick film bonding pads in order to improve adhesion of the plurality of thick film bonding pads to the base substrate.
21. The thick film circuit of claim 20, wherein one or more electronic components are coupled to the plurality of thick film bonding pads to form a hybrid circuit.

1. Field of the Invention

This invention relates generally to the fields of thick film and hybrid circuit fabrication. More particularly, the invention provides a perimeter anchored thick film pad that is especially well suited for use in a hybrid circuit.

2. Description of the Related Art

Hybrid circuits utilizing thick film technology are well known. A thick film circuit is fabricated by patterning conductive, resistive and/or dielectric paste materials onto a ceramic substrate in order to form thick film conductors, and possibly also to form passive circuit components, such as resistors and capacitors. The thick film material generally includes a functional component that determines its electrical properties, a binder component that provides adhesion between the thick film material and the ceramic substrate, and a vehicle to establish printing characteristics. Typically, the thick film paste is patterned on the ceramic substrate, dried to evaporate the solvents from the printed film, and fired in an oven. A hybrid circuit may then be fabricated by soldering conventional electronic components (active or passive) to thick film bonding pads printed on the substrate with conductive thick film materials.

The functional component in conductive thick film materials is typically a fine metal powder, such as copper (Cu), gold (Au), silver (Ag), palladium-silver (PdAg), platinum-silver (PtAg), palladium-gold (PdAu), or platinum-gold (PtAu). Bonding pads and circuit traces are typically patterned from such thick film materials by screen printing the conductive metalic paste onto a ceramic substrate, although other patterning methods are also used, such as spin coating or a combination of screen printing and wet chemical etching. A solder mask layer is then typically added to cover the conductive traces and separate adjacent bonding pads. The solder mask layer is generally screen printed in a pattern onto the ceramic substrate and cured, leaving an area of bare substrate between the solder mask layer and the thick film bonding pads. In this manner, the thick film pads are left entirely uncovered by the solder mask layer, and may be coated with a layer of solder by immersing the entire circuit into a solder bath. Because the solder mask layer typically covers everything but the bonding pads, the pads may be coated with solder without causing solder shorts between adjacent pads and traces. A hybrid circuit may then be formed by aligning the connection terminals of a surface-mount component onto the bonding pads, and reflowing the solder layer to form solder joints between the thick film pads and connection terminals.

As surface-mount components and hybrid circuits are made increasingly smaller and more compact, thick film bonding pads must also be made smaller and positioned at a tighter pitch. Decreasing the size of a thick film bonding pad, however, typically results in less adhesion between the pad and the ceramic substrate. The level of adhesion between the bonding pad and substrate is commonly referred to by those skilled in the art of thick film and hybrid circuit fabrication as peel strength. The peel strength of a thick film bonding pad is typically affected by the size of the pad and by thermal stress induced during the fabrication process. In addition, soldering electronic components to the thick film bonding pads causes additional thermal stress, which further reduces the peel strength, and commonly results in mechanical failure of the bonding pad.

A thick film circuit with a perimeter anchored thick film pad is provided. The thick film circuit includes a base substrate, a thick film bonding pad, and a solder mask layer. The thick film bonding pad is formed on the surface of the base substrate. The solder mask layer is also formed on the surface of the base substrate, and overlaps a portion of the thick film bonding pad in order to improve adhesion between the thick film bonding pad and the base substrate.

FIG. 1 is a perspective view of a thick film circuit with a perimeter anchored thick film bonding pad; and

FIG. 2 is a schematic view of the thick film bonding pad shown in FIG. 1.

Referring now to the drawing figures, FIG. 1 is a perspective view of a thick film circuit 10 with a perimeter anchored thick film bonding pad 12. The circuit 10 includes a base ceramic substrate 14, the thick film bonding pad 12, a solder mask layer 16, a solder layer 18, and a filled thru hole 20. The base substrate 14 is preferably composed of alumina (Al2O3), but may also be composed of other thermally conductive dielectric materials, such as aluminum nitride (AlN) or beryllia (BeO). The thick film bonding pad 12 is preferably a cured thick film metalic paste formed from a copper (Cu) powder, but may also be formed from other conductive materials, such as gold (Au), silver (Ag), palladium-silver (PdAg), platinum-silver (PtAg), palladium-gold (PdAu), or platinum-gold (PtAu). The solder mask layer 18 may be formed from any known solder resist material commonly used by those skilled in the art of thick film and hybrid circuit fabrication. The filled thru hole 20 may be included in order to couple the thick film pad 12 to additional layers of the circuit 10, or possibly to conductive traces or components attached to the other side of the substrate 14.

The thick film bonding pad 12 is preferably printed to the base ceramic substrate 14 and cured by drying and firing the thick film paste. The thick film material may be patterned on the base substrate 14 using known screen printing techniques, or, alternatively, may be patterned using other known methods such as a combination of screen printing and wet chemical etching. Similarly, the solder mask layer 16 is patterned and cured on the base ceramic substrate 14 such that the solder mask layer 16 extends slightly beyond the perimeter of the thick film bonding pad 12. The solder mask layer 16 may be deposited on the base substrate 14 by screen printing a solder resist material onto the base substrate 14 in a pattern that overlaps the edges of the thick film bonding pad 12 as illustrated in both FIGS. 1 and 2. Preferably, the solder mask layer 16 extends around the entire perimeter of the thick film bonding pad 12, such that the interface between the thick film pad 12 and the base substrate 14 is completely covered by solder mask 16. Then, the exposed surface of the thick film bonding pad is preferably coated with a layer of solder 18 in order to enable an electronic component to be soldered to the pad 12 using any known surface mounting technique, such as vapor phase reflow soldering.

The solder layer 18 covering the surface of the thick film bonding pad 12 is typically formed by immersing the entire circuit 10 in a solder bath, but may be formed by other known methods. Immersing the circuit 10 in a solder bath causes solder to adhere to any exposed metalic surfaces. Without a solder mask layer 16 printed between adjacent thick film pads 12 and covering thick film conductive traces, the solder bath would cause shorts to form between the tightly aligned pads 12 and traces on a typical thick film circuit. It is, therefore, important in the fabrication of a fine pitch thick film circuit 10 to ensure that the solder mask layer 16 separates adjacent thick film bonding pads 12. This need for a minimum amount of solder mask 16 between adjacent bonding pads 12 limits the minimum pitch that may be achieved between adjacent thick film bonding pads 12. However, by overlapping the solder mask layer 16 slightly beyond the outer perimeter of the thick film bonding pads 12, the pitch of the thick film circuit 10 may be reduced while maintaining a sufficient amount of solder mask 16 between adjacent bonding pads 12.

In addition, overlapping the solder mask layer 16 onto the thick film bonding pad 12 improves adhesion between the thick film pad 12 and the base substrate 14 for at least two reasons. First, the overlapping solder mask 16 physically anchors the bonding pad 12 to the ceramic substrate 14. Second, the solder mask layer 16 prevents localized access to the interface between the thick film bonding pad 12 and the base ceramic substrate 14, and thus reduces the formation of mechanically weak compounds at this critical interface. In particular, the binder material in a thick film pad 12 (typically oxides and glasses) can combine with solder 18 (typically Pb/Sn) to weakening the bond between the thick film pad 12 and the substrate 14. By extending the solder mask layer 16 over the perimeter of the thick film bonding pad 12, however, the solder layer 18 is isolated from the base substrate 14, and the peel strength of the thick film bonding pad 12 is significantly improved.

FIG. 2 is a schematic view 30 of the thick film bonding pad 12 shown in FIG. 1. The schematic view 30 shows the perimeter 32 of the thick film bonding pad 12 as a dotted line, the solder layer 18 as a solid block within the perimeter of the thick film bonding pad 12, and the overlapping solder mask 34 as the area between the solder layer 18 and the perimeter of the thick film bonding pad 12. This schematic view 30 illustrates that the solder mask layer 16 preferably overlaps the thick film pad 12 around its entire perimeter 32. The solder layer 18 is thus preferably isolated in the center of the thick film bonding pad 18. The surface area of the solder layer 18 should be large enough to allow a surface-mount component to be accurately aligned and bonded to the thick film bonding pad 12. The amount of overlap 34 of the solder mask 16 onto to the thick film pad 12 should, therefore, be small enough to retain a sufficiently large surface area for the solder layer 18, but large enough to prevent the solder layer 18 from contacting the edge of the thick film pad 12.

The embodiments described herein are examples of structures, systems or methods having elements corresponding to the elements of the invention recited in the claims. This written description may enable those skilled in the art to make and use embodiments having alternative elements that likewise correspond to the elements of the invention recited in the claims. The intended scope of the invention thus includes other structures, systems or methods that do not differ from the literal language of the claims, and further includes other structures, systems or methods with insubstantial differences from the literal language of the claims.

Roy, David, Vandermeulen, Mark

Patent Priority Assignee Title
8240545, Aug 11 2011 Western Digital Technologies, INC Methods for minimizing component shift during soldering
8413321, Mar 06 2009 SNAPTRACK, INC Module substrate and production method
8450822, Sep 23 2009 TAIWAN SEMICONDUCTOR MANUFACTURING CO , LTD Thick bond pad for chip with cavity package
8678633, May 18 2007 LG Display Co., Ltd. Lamp electrode printed circuit board and backlight unit including the same
9042048, Sep 30 2014 Western Digital Technologies, INC Laser-ignited reactive HAMR bonding
9059180, Sep 23 2009 TAIWAN SEMICONDUCTOR MANUFACTURING CO , LTD Thick bond pad for chip with cavity package
9070387, Aug 23 2013 Western Digital Technologies, INC Integrated heat-assisted magnetic recording head/laser assembly
9257138, Oct 28 2014 Western Digital Technologies, INC Slider assembly and method of manufacturing same
Patent Priority Assignee Title
4439814, Aug 12 1982 ERICSSON GE MOBILE COMMUNICATIONS INC Laser adjustable capacitor and fabrication process
4513062, Jun 14 1979 NGK Insulators, Ltd. Ceramic body having a metallized layer
4645552, Nov 19 1984 Hughes Aircraft Company Process for fabricating dimensionally stable interconnect boards
4783642, Sep 13 1983 Mitsubishi Denki Kabushiki Kaisha Hybrid integrated circuit substrate and method of manufacturing the same
4927711, Dec 23 1988 Corning Incorporated Hybrid circuits and thick film dielectrics used therein
4997698, Jun 29 1988 Allied-Signal, Inc.; Allied-Signal Inc Ceramic coated metal substrates for electronic applications
5039552, May 08 1986 The Boeing Company Method of making thick film gold conductor
5043223, Jan 22 1987 Matsushita Electric Industrial Co., Ltd. Multilayer ceramic substrate and method for making the same
5378313, Dec 22 1993 Network Protection Sciences, LLC Hybrid circuits and a method of manufacture
5386087, Feb 17 1992 Berg Technology, Inc Printed circuit board having U-shaped solder mask layer separating respective contacts
5416782, Oct 30 1992 Intel Corporation Method and apparatus for improving data failure rate testing for memory arrays
5468919, Apr 12 1993 MATSUSHITA ELECTRIC INDUSTRIAL CO , LTD Printed circuit board device with surface-mounted bar-like connectors
5624782, Apr 14 1994 E I DU PONT DE NEMOURS AND COMPANYU Method of manufacturing thick-film resistor elements
5789142, Jan 16 1996 Motorola, Inc. Solder mask system
6078505, May 14 1999 TriQuint Semiconductor, Inc Circuit board assembly method
6171921, Jun 05 1998 MOTOROLA SOLUTIONS, INC Method for forming a thick-film resistor and thick-film resistor formed thereby
6175085, Oct 07 1998 THE CHASE MANHATTAN BANK, AS COLLATERAL AGENT Solder mask configuration for a printed wiring board with improved breakdown voltage performance
6259038, Jul 24 1998 Shinko Electric Industries Co., Ltd. Semiconductor chip mounting board and method of inspecting the same mounting board
20010023535,
/////////
Executed onAssignorAssigneeConveyanceFrameReelDoc
Nov 19 2001Gennum Corporation(assignment on the face of the patent)
Jan 03 2002VANDERMEULEN, MARKGennum CorporationASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0126430443 pdf
Jan 03 2002ROY, DAVIDGennum CorporationASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0126430443 pdf
Oct 22 2007Gennum CorporationSOUND DESIGN TECHNOLOGIES LTD , A CANADIAN CORPORATIONASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0200640439 pdf
Mar 09 2016SOUND DESIGN TECHNOLOGIES, LTD Semiconductor Components Industries, LLCASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0379500128 pdf
Apr 15 2016Semiconductor Components Industries, LLCDEUTSCHE BANK AG NEW YORK BRANCHSECURITY INTEREST SEE DOCUMENT FOR DETAILS 0386200087 pdf
Apr 15 2016Semiconductor Components Industries, LLCDEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENTCORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087 ASSIGNOR S HEREBY CONFIRMS THE SECURITY INTEREST 0398530001 pdf
Jun 22 2023DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENTSemiconductor Components Industries, LLCRELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 00870640700001 pdf
Jun 22 2023DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENTFairchild Semiconductor CorporationRELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 00870640700001 pdf
Date Maintenance Fee Events
Oct 23 2006M1551: Payment of Maintenance Fee, 4th Year, Large Entity.
May 07 2008ASPN: Payor Number Assigned.
Nov 22 2010M1552: Payment of Maintenance Fee, 8th Year, Large Entity.
Sep 16 2011ASPN: Payor Number Assigned.
Sep 16 2011RMPN: Payer Number De-assigned.
Nov 24 2014M1553: Payment of Maintenance Fee, 12th Year, Large Entity.


Date Maintenance Schedule
Jun 24 20064 years fee payment window open
Dec 24 20066 months grace period start (w surcharge)
Jun 24 2007patent expiry (for year 4)
Jun 24 20092 years to revive unintentionally abandoned end. (for year 4)
Jun 24 20108 years fee payment window open
Dec 24 20106 months grace period start (w surcharge)
Jun 24 2011patent expiry (for year 8)
Jun 24 20132 years to revive unintentionally abandoned end. (for year 8)
Jun 24 201412 years fee payment window open
Dec 24 20146 months grace period start (w surcharge)
Jun 24 2015patent expiry (for year 12)
Jun 24 20172 years to revive unintentionally abandoned end. (for year 12)