A thick film circuit with a perimeter anchored thick film pad is provided. The thick film circuit includes a base substrate, a thick film bonding pad, and a solder mask layer. The thick film bonding pad is formed on the surface of the base substrate. The solder mask layer is also formed on the surface of the base substrate, and overlaps a portion of the thick film bonding pad in order to improve adhesion between the thick film bonding pad and the base substrate.
|
1. A thick film circuit, comprising:
a base substrate having a surface; a thick film bonding pad formed on the surface of the base substrate; and a solder mask layer formed on the surface of the base substrate and overlapping a portion of the thick film bonding pad; wherein-the base substrate is a ceramic substrate.
3. The thick film circuit of
6. The thick film circuit of
7. The thick film circuit of
9. The thick film circuit of
10. The thick film circuit of
11. The thick film circuit of
12. The thick film circuit of
13. The thick film circuit of
14. The thick film circuit of
15. The thick film circuit of
a solder layer formed on the thick film bonding pad, wherein the overlapping solder mask layer prevents the solder layer from contacting the interface between the thick film bonding pad and the base substrate.
16. The thick film circuit of
17. The thick film circuit of
18. The thick film circuit of
19. The thick film circuit of
20. The thick film circuit of
a plurality of thick film bonding pads arranged in a land grid array (LGA), wherein the solder mask layer overlaps a portion of each of the thick film bonding pads in order to improve adhesion of the plurality of thick film bonding pads to the base substrate.
21. The thick film circuit of
|
1. Field of the Invention
This invention relates generally to the fields of thick film and hybrid circuit fabrication. More particularly, the invention provides a perimeter anchored thick film pad that is especially well suited for use in a hybrid circuit.
2. Description of the Related Art
Hybrid circuits utilizing thick film technology are well known. A thick film circuit is fabricated by patterning conductive, resistive and/or dielectric paste materials onto a ceramic substrate in order to form thick film conductors, and possibly also to form passive circuit components, such as resistors and capacitors. The thick film material generally includes a functional component that determines its electrical properties, a binder component that provides adhesion between the thick film material and the ceramic substrate, and a vehicle to establish printing characteristics. Typically, the thick film paste is patterned on the ceramic substrate, dried to evaporate the solvents from the printed film, and fired in an oven. A hybrid circuit may then be fabricated by soldering conventional electronic components (active or passive) to thick film bonding pads printed on the substrate with conductive thick film materials.
The functional component in conductive thick film materials is typically a fine metal powder, such as copper (Cu), gold (Au), silver (Ag), palladium-silver (PdAg), platinum-silver (PtAg), palladium-gold (PdAu), or platinum-gold (PtAu). Bonding pads and circuit traces are typically patterned from such thick film materials by screen printing the conductive metalic paste onto a ceramic substrate, although other patterning methods are also used, such as spin coating or a combination of screen printing and wet chemical etching. A solder mask layer is then typically added to cover the conductive traces and separate adjacent bonding pads. The solder mask layer is generally screen printed in a pattern onto the ceramic substrate and cured, leaving an area of bare substrate between the solder mask layer and the thick film bonding pads. In this manner, the thick film pads are left entirely uncovered by the solder mask layer, and may be coated with a layer of solder by immersing the entire circuit into a solder bath. Because the solder mask layer typically covers everything but the bonding pads, the pads may be coated with solder without causing solder shorts between adjacent pads and traces. A hybrid circuit may then be formed by aligning the connection terminals of a surface-mount component onto the bonding pads, and reflowing the solder layer to form solder joints between the thick film pads and connection terminals.
As surface-mount components and hybrid circuits are made increasingly smaller and more compact, thick film bonding pads must also be made smaller and positioned at a tighter pitch. Decreasing the size of a thick film bonding pad, however, typically results in less adhesion between the pad and the ceramic substrate. The level of adhesion between the bonding pad and substrate is commonly referred to by those skilled in the art of thick film and hybrid circuit fabrication as peel strength. The peel strength of a thick film bonding pad is typically affected by the size of the pad and by thermal stress induced during the fabrication process. In addition, soldering electronic components to the thick film bonding pads causes additional thermal stress, which further reduces the peel strength, and commonly results in mechanical failure of the bonding pad.
A thick film circuit with a perimeter anchored thick film pad is provided. The thick film circuit includes a base substrate, a thick film bonding pad, and a solder mask layer. The thick film bonding pad is formed on the surface of the base substrate. The solder mask layer is also formed on the surface of the base substrate, and overlaps a portion of the thick film bonding pad in order to improve adhesion between the thick film bonding pad and the base substrate.
Referring now to the drawing figures,
The thick film bonding pad 12 is preferably printed to the base ceramic substrate 14 and cured by drying and firing the thick film paste. The thick film material may be patterned on the base substrate 14 using known screen printing techniques, or, alternatively, may be patterned using other known methods such as a combination of screen printing and wet chemical etching. Similarly, the solder mask layer 16 is patterned and cured on the base ceramic substrate 14 such that the solder mask layer 16 extends slightly beyond the perimeter of the thick film bonding pad 12. The solder mask layer 16 may be deposited on the base substrate 14 by screen printing a solder resist material onto the base substrate 14 in a pattern that overlaps the edges of the thick film bonding pad 12 as illustrated in both
The solder layer 18 covering the surface of the thick film bonding pad 12 is typically formed by immersing the entire circuit 10 in a solder bath, but may be formed by other known methods. Immersing the circuit 10 in a solder bath causes solder to adhere to any exposed metalic surfaces. Without a solder mask layer 16 printed between adjacent thick film pads 12 and covering thick film conductive traces, the solder bath would cause shorts to form between the tightly aligned pads 12 and traces on a typical thick film circuit. It is, therefore, important in the fabrication of a fine pitch thick film circuit 10 to ensure that the solder mask layer 16 separates adjacent thick film bonding pads 12. This need for a minimum amount of solder mask 16 between adjacent bonding pads 12 limits the minimum pitch that may be achieved between adjacent thick film bonding pads 12. However, by overlapping the solder mask layer 16 slightly beyond the outer perimeter of the thick film bonding pads 12, the pitch of the thick film circuit 10 may be reduced while maintaining a sufficient amount of solder mask 16 between adjacent bonding pads 12.
In addition, overlapping the solder mask layer 16 onto the thick film bonding pad 12 improves adhesion between the thick film pad 12 and the base substrate 14 for at least two reasons. First, the overlapping solder mask 16 physically anchors the bonding pad 12 to the ceramic substrate 14. Second, the solder mask layer 16 prevents localized access to the interface between the thick film bonding pad 12 and the base ceramic substrate 14, and thus reduces the formation of mechanically weak compounds at this critical interface. In particular, the binder material in a thick film pad 12 (typically oxides and glasses) can combine with solder 18 (typically Pb/Sn) to weakening the bond between the thick film pad 12 and the substrate 14. By extending the solder mask layer 16 over the perimeter of the thick film bonding pad 12, however, the solder layer 18 is isolated from the base substrate 14, and the peel strength of the thick film bonding pad 12 is significantly improved.
The embodiments described herein are examples of structures, systems or methods having elements corresponding to the elements of the invention recited in the claims. This written description may enable those skilled in the art to make and use embodiments having alternative elements that likewise correspond to the elements of the invention recited in the claims. The intended scope of the invention thus includes other structures, systems or methods that do not differ from the literal language of the claims, and further includes other structures, systems or methods with insubstantial differences from the literal language of the claims.
Roy, David, Vandermeulen, Mark
Patent | Priority | Assignee | Title |
8240545, | Aug 11 2011 | Western Digital Technologies, INC | Methods for minimizing component shift during soldering |
8413321, | Mar 06 2009 | SNAPTRACK, INC | Module substrate and production method |
8450822, | Sep 23 2009 | TAIWAN SEMICONDUCTOR MANUFACTURING CO , LTD | Thick bond pad for chip with cavity package |
8678633, | May 18 2007 | LG Display Co., Ltd. | Lamp electrode printed circuit board and backlight unit including the same |
9042048, | Sep 30 2014 | Western Digital Technologies, INC | Laser-ignited reactive HAMR bonding |
9059180, | Sep 23 2009 | TAIWAN SEMICONDUCTOR MANUFACTURING CO , LTD | Thick bond pad for chip with cavity package |
9070387, | Aug 23 2013 | Western Digital Technologies, INC | Integrated heat-assisted magnetic recording head/laser assembly |
9257138, | Oct 28 2014 | Western Digital Technologies, INC | Slider assembly and method of manufacturing same |
Patent | Priority | Assignee | Title |
4439814, | Aug 12 1982 | ERICSSON GE MOBILE COMMUNICATIONS INC | Laser adjustable capacitor and fabrication process |
4513062, | Jun 14 1979 | NGK Insulators, Ltd. | Ceramic body having a metallized layer |
4645552, | Nov 19 1984 | Hughes Aircraft Company | Process for fabricating dimensionally stable interconnect boards |
4783642, | Sep 13 1983 | Mitsubishi Denki Kabushiki Kaisha | Hybrid integrated circuit substrate and method of manufacturing the same |
4927711, | Dec 23 1988 | Corning Incorporated | Hybrid circuits and thick film dielectrics used therein |
4997698, | Jun 29 1988 | Allied-Signal, Inc.; Allied-Signal Inc | Ceramic coated metal substrates for electronic applications |
5039552, | May 08 1986 | The Boeing Company | Method of making thick film gold conductor |
5043223, | Jan 22 1987 | Matsushita Electric Industrial Co., Ltd. | Multilayer ceramic substrate and method for making the same |
5378313, | Dec 22 1993 | Network Protection Sciences, LLC | Hybrid circuits and a method of manufacture |
5386087, | Feb 17 1992 | Berg Technology, Inc | Printed circuit board having U-shaped solder mask layer separating respective contacts |
5416782, | Oct 30 1992 | Intel Corporation | Method and apparatus for improving data failure rate testing for memory arrays |
5468919, | Apr 12 1993 | MATSUSHITA ELECTRIC INDUSTRIAL CO , LTD | Printed circuit board device with surface-mounted bar-like connectors |
5624782, | Apr 14 1994 | E I DU PONT DE NEMOURS AND COMPANYU | Method of manufacturing thick-film resistor elements |
5789142, | Jan 16 1996 | Motorola, Inc. | Solder mask system |
6078505, | May 14 1999 | TriQuint Semiconductor, Inc | Circuit board assembly method |
6171921, | Jun 05 1998 | MOTOROLA SOLUTIONS, INC | Method for forming a thick-film resistor and thick-film resistor formed thereby |
6175085, | Oct 07 1998 | THE CHASE MANHATTAN BANK, AS COLLATERAL AGENT | Solder mask configuration for a printed wiring board with improved breakdown voltage performance |
6259038, | Jul 24 1998 | Shinko Electric Industries Co., Ltd. | Semiconductor chip mounting board and method of inspecting the same mounting board |
20010023535, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Nov 19 2001 | Gennum Corporation | (assignment on the face of the patent) | / | |||
Jan 03 2002 | VANDERMEULEN, MARK | Gennum Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 012643 | /0443 | |
Jan 03 2002 | ROY, DAVID | Gennum Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 012643 | /0443 | |
Oct 22 2007 | Gennum Corporation | SOUND DESIGN TECHNOLOGIES LTD , A CANADIAN CORPORATION | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 020064 | /0439 | |
Mar 09 2016 | SOUND DESIGN TECHNOLOGIES, LTD | Semiconductor Components Industries, LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 037950 | /0128 | |
Apr 15 2016 | Semiconductor Components Industries, LLC | DEUTSCHE BANK AG NEW YORK BRANCH | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 038620 | /0087 | |
Apr 15 2016 | Semiconductor Components Industries, LLC | DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT | CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087 ASSIGNOR S HEREBY CONFIRMS THE SECURITY INTEREST | 039853 | /0001 | |
Jun 22 2023 | DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT | Semiconductor Components Industries, LLC | RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 | 064070 | /0001 | |
Jun 22 2023 | DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT | Fairchild Semiconductor Corporation | RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 | 064070 | /0001 |
Date | Maintenance Fee Events |
Oct 23 2006 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
May 07 2008 | ASPN: Payor Number Assigned. |
Nov 22 2010 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Sep 16 2011 | ASPN: Payor Number Assigned. |
Sep 16 2011 | RMPN: Payer Number De-assigned. |
Nov 24 2014 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Jun 24 2006 | 4 years fee payment window open |
Dec 24 2006 | 6 months grace period start (w surcharge) |
Jun 24 2007 | patent expiry (for year 4) |
Jun 24 2009 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jun 24 2010 | 8 years fee payment window open |
Dec 24 2010 | 6 months grace period start (w surcharge) |
Jun 24 2011 | patent expiry (for year 8) |
Jun 24 2013 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jun 24 2014 | 12 years fee payment window open |
Dec 24 2014 | 6 months grace period start (w surcharge) |
Jun 24 2015 | patent expiry (for year 12) |
Jun 24 2017 | 2 years to revive unintentionally abandoned end. (for year 12) |