An integrated circuit including a dynamic random access memory (DRAM) array is disclosed herein in which a DRAM cell includes a storage capacitor within a deep trench, a transistor having a channel extending along a sidewall of the deep trench and a gate conductor within the deep trench, and a wordline contacting the gate conductor from above, wherein the wordline has a centerline which is offset from the centerline of the gate conductor. The DRAM cell further includes active area extending from the transistor channel, and a bitline contact to the active area which is bordered by an insulating spacer of the sidewall of the wordline.
|
1. An integrated circuit including a dynamic random access memory (DRAM) array, said DRAM array comprising:
at least one first DRAM cell comprising: a storage capacitor formed within a deep trench etched into a substrate; a first transistor having a channel of length extending along a sidewall of said deep trench and further having a gate conductor overlying said storage capacitor within said deep trench; first active area extending from said channel of said first transistor; a wordline physically contacting said gate conductor from above, a centerline of said wordline being offset from a centerline of said gate conductor, said wordline having at least a top layer of a material selected from the group consisting of a metal and a metal silicide, said wordline further including an insulating sidewall spacer; an interlevel dielectric deposited onto said top layer of said wordline; and a bitline contact to said active area disposed in an opening etched in said interlevel dielectric, said bitline contact bordered by said insulating sidewall spacer of said wordline. 2. The integrated circuit of
3. The integrated circuit of
4. The integrated circuit of
5. The integrated circuit of
6. The integrated circuit of
7. The integrated circuit of
8. The integrated circuit of
9. The integrated circuit of
10. The integrated circuit of
a second transistor having a channel of length extending along a sidewall of said deep trench and second active area extending from said second transistor in a different direction from that of said first active area.
12. The integrated circuit of
13. The integrated circuit of
14. The integrated circuit of
15. The integrated circuit of
16. The integrated circuit of
|
The present invention relates to semiconductor processing, and more specifically to the fabrication of combined integrated circuits having both a dynamic random access memory (DRAM) and other circuits, wherein the DRAM includes an array of vertical transistor devices.
Significant challenges exist in the fabrication of combined integrated circuits having both an embedded DRAM and other circuit components, e.g. CMOS logic circuits. Processes which are required for high performance CMOS logic are difficult to mate with DRAM processing requirements. For example, high performance CMOS logic requires gate conductors to have narrow line widths to support higher switching speeds. Narrow line width gate conductors, smaller than lithographically printable line widths, can be made by first printing and etching photoresist patterns, and then etching the sidewalls of the patterns in what is known as "mask trim" prior to etching an underlying gate conductor layer. High performance CMOS logic also favors gate conductors having mostly silicide or metal content and little to no polysilicon content.
On the other hand, conventional DRAMs having planar device arrays require gate conductors to have certain characteristics which reduce off current (the current when the memory array transistor is biased below threshold voltage), in order to support the required data retention time between successive refresh cycles. First, somewhat wider line width gate conductors are required than for logic, with width at about the minimum groundrule. Second, gate conductors must be of polysilicon, rather than silicide or metal, where they contact the gate oxide. Third, gate conductor lines in planar DRAMs require sidewall oxidations.
Also, unlike CMOS logic circuits, gate conductor lines are spaced very closely, leaving about 1F space or less (the minimum groundrule) between adjacent gate conductors in planar DRAMs. Consequently, in planar DRAMs, only borderless bitline contacts can be used. Borderless bitline contacts have conductive studs which at least partially overlie the tops of adjacent gate conductors. Because of this, thick dielectric caps must be formed on top of the gate conductors, as insulators for the borderless bitline contacts which overlie them. Such thick dielectric caps increase process complexity and undesirably increase the height and aspect ratio of gaps between adjacent gate conductors which are to be filled by deposited dielectric.
It would be desirable to simplify the processing of combined integrated circuits having both a logic portion and an embedded DRAM portion, such that gate conductor lines in the logic portion can be processed together with wordlines in the DRAM array portion.
Accordingly, it would be desirable to use narrow line width wordlines in the DRAM array which are fabricated together with the narrow line width gate conductors of the logic circuitry. It would also be desirable to use a bordered, rather than borderless, bitline contact in the DRAM array, such that the dielectric capping layer over the wordline could be eliminated.
According to a first aspect of the invention, an integrated circuit including a dynamic random access memory (DRAM) array is provided in which a DRAM cell includes a storage capacitor within a deep trench, a transistor having a channel extending along a sidewall of the deep trench and a gate conductor within the deep trench, and a wordline contacting the gate conductor from above, wherein the wordline has a centerline which is offset from the centerline of the gate conductor. The DRAM cell further includes active area extending from the transistor channel, and a bitline contact to the active area which is bordered by an insulating spacer on the sidewall of the wordline.
According to another aspect of the invention, a method is provided for fabricating a dynamic random access memory array, which includes etching deep trenches in a substrate; forming storage capacitors and transistors within the deep trenches, and forming active areas extending from the deep trenches. Such method further includes forming top oxide layers above the active areas and forming wordlines contacting gate conductors of the vertical transistors from above, the wordlines contacting the top oxide layers from above, and the wordlines further having centerlines horizontally offset from centerlines of the gate conductors. Bitline contacts to the active areas are formed through apertures etched in the top oxide layers.
Accordingly, in the following embodiments, an embedded DRAM is described in which wordlines of the DRAM array are fabricated together with gate conductors of the logic portion, according to logic fabrication requirements. This is possible because the wordlines in the DRAM array are not constrained to the planar DRAM processing requirements described in the background, as the wordlines are not the gate conductors of the DRAM array, but rather, signal conductors in contact with the gate conductors, which lie within the deep trenches. In addition, wordlines of the DRAM array need not have a minimum polysilicon content, nor require sidewall oxidations. Finally, an embodiment is described in which a bordered bitline contact is used, similar to the contact used in a logic process, eliminating the need for thick dielectric caps on wordlines of the DRAM array.
In the array portion 10, a wordline 24 conductively contacts the gate conductor 22 from above, and has a centerline 26 which is offset from a centerline 28 of the gate conductor 20. Wordlines 24 have at least a top layer 27 comprising a metal or metal silicide. However, wordlines 24 may be formed entirely of a metal silicide, if desired such that the metal silicide extends down and is in contact with gate conductor 22 or to array top oxide 38. A passing conductor is denoted by 36. The passing conductor 36 may be another wordline of the DRAM array which crosses the active area 32, or it may be another conductor which does not function as a wordline. The passing conductor has a least a top layer 27 comprising a metal or metal silicide. However, passing conductor 36 may be formed entirely of a metal silicide, if desired, such that the metal silicide extends down and is in contact with array top oxide 38.
Each wordline further includes insulating sidewall spacers 30, and a bitline contact 34 is made to the active area 32 from above through an opening etched in array top oxide 38, the bitline contact 34 being bordered by the insulating sidewall spacer 30 of the wordline 24.
As also shown in
In the embodiment shown in
With reference to
Then, as illustrated in
Then, as illustrated in
Next, with reference to
Then, referring to
While the invention has been described herein in accordance with certain preferred embodiments thereof, those skilled in the art will recognize the many modifications and enhancements which can be made without departing from the true scope and spirit of the present invention, limited only by the claims appended below.
Divakaruni, Ramachandra, Khan, Babar Ali, Radens, Carl John
Patent | Priority | Assignee | Title |
10515801, | Jun 04 2007 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Pitch multiplication using self-assembling materials |
11818877, | Nov 02 2020 | Applied Materials, Inc | Three-dimensional dynamic random access memory (DRAM) and methods of forming the same |
6897108, | Jul 14 2003 | Nanya Technology Corp. | Process for planarizing array top oxide in vertical MOSFET DRAM arrays |
6936512, | Sep 27 2002 | International Business Machines Corporation | Semiconductor method and structure for simultaneously forming a trench capacitor dielectric and trench sidewall device dielectric |
6974745, | Dec 14 2002 | Hynix Semiconductor Inc. | Method of manufacturing semiconductor device |
6998307, | Feb 26 2001 | Qimonda AG | Method for fabricating a storage capacitor |
7141847, | Aug 29 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | DRAM constructions, memory arrays and semiconductor constructions |
7372094, | Aug 29 2002 | Micron Technology, Inc. | Semiconductor constructions |
7485910, | Apr 08 2005 | GLOBALFOUNDRIES Inc | Simplified vertical array device DRAM/eDRAM integration: method and structure |
7633110, | Sep 21 2004 | Taiwan Semiconductor Manufacturing Co., Ltd. | Memory cell |
7687844, | Aug 29 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Semiconductor constructions |
7759193, | Jul 09 2008 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Methods of forming a plurality of capacitors |
9076680, | Oct 18 2011 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Integrated circuitry, methods of forming capacitors, and methods of forming integrated circuitry comprising an array of capacitors and circuitry peripheral to the array |
Patent | Priority | Assignee | Title |
4816884, | Jul 20 1987 | International Business Machines Corporation | High density vertical trench transistor and capacitor memory cell structure and fabrication method therefor |
5455192, | May 19 1989 | Samsung Electronics Co., Ltd. | Method of making dynamic random access memory cell having a stacked capacitor and a trench capacitor |
5692281, | Jan 16 1996 | International Business Machines Corporation | Method for making a dual trench capacitor structure |
5831301, | Jan 28 1998 | International Business Machines Corp. | Trench storage dram cell including a step transfer device |
5895946, | Mar 19 1992 | Kabushiki Kaisha Toshiba | MOS random access memory having array of trench type one-capacitor/one-transistor memory cells |
6091094, | Jun 11 1998 | Polaris Innovations Limited | Vertical device formed adjacent to a wordline sidewall and method for semiconductor chips |
6137128, | Jun 09 1998 | International Business Machines Corporation | Self-isolated and self-aligned 4F-square vertical fet-trench dram cells |
6184549, | May 28 1998 | MARVELL INTERNATIONAL LTD | Trench storage dynamic random access memory cell with vertical transfer device |
6188095, | Sep 30 1998 | Polaris Innovations Limited | 61/4 f2 DRAM cell structure with four nodes per bitline-stud and two topological wordline levels |
6200851, | Dec 20 1996 | Polaris Innovations Limited | Memory cell that includes a vertical transistor and a trench capacitor |
6211544, | Mar 18 1999 | Infineon Technologies AG | Memory cell layout for reduced interaction between storage nodes and transistors |
6281539, | Mar 31 2000 | International Business Machines Corporation | Structure and process for 6F2 DT cell having vertical MOSFET and large storage capacitance |
6391705, | Apr 12 2000 | ProMOS Technologies, Inc. | Fabrication method of high-density semiconductor memory cell structure having a trench |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Aug 23 2002 | International Business Machines Corporation | (assignment on the face of the patent) | ||||
Aug 23 2002 | KHAN, BABAR A | International Business Machines Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 013242 | 0873 | |
Aug 23 2002 | DIVAKARUNI, RAMACHANDRA | International Business Machines Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 013242 | 0873 | |
Aug 23 2002 | RADENS, CARL J | International Business Machines Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 013242 | 0873 | |
Jun 29 2015 | International Business Machines Corporation | GLOBALFOUNDRIES U S 2 LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 036550 | 0001 | |
Sep 10 2015 | GLOBALFOUNDRIES U S 2 LLC | GLOBALFOUNDRIES Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 036779 | 0001 | |
Sep 10 2015 | GLOBALFOUNDRIES U S INC | GLOBALFOUNDRIES Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 036779 | 0001 | |
Nov 27 2018 | GLOBALFOUNDRIES Inc | WILMINGTON TRUST, NATIONAL ASSOCIATION | SECURITY AGREEMENT | 049490 | 0001 | |
Oct 22 2020 | GLOBALFOUNDRIES Inc | GLOBALFOUNDRIES U S INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 054633 | 0001 | |
Nov 17 2020 | WILMINGTON TRUST, NATIONAL ASSOCIATION | GLOBALFOUNDRIES Inc | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 054636 | 0001 | |
Nov 17 2020 | WILMINGTON TRUST, NATIONAL ASSOCIATION | GLOBALFOUNDRIES U S INC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 056987 | 0001 |
Date | Maintenance Fee Events |
Sep 19 2007 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Jul 15 2011 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Oct 14 2015 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Apr 27 2007 | 4 years fee payment window open |
Oct 27 2007 | 6 months grace period start (w surcharge) |
Apr 27 2008 | patent expiry (for year 4) |
Apr 27 2010 | 2 years to revive unintentionally abandoned end. (for year 4) |
Apr 27 2011 | 8 years fee payment window open |
Oct 27 2011 | 6 months grace period start (w surcharge) |
Apr 27 2012 | patent expiry (for year 8) |
Apr 27 2014 | 2 years to revive unintentionally abandoned end. (for year 8) |
Apr 27 2015 | 12 years fee payment window open |
Oct 27 2015 | 6 months grace period start (w surcharge) |
Apr 27 2016 | patent expiry (for year 12) |
Apr 27 2018 | 2 years to revive unintentionally abandoned end. (for year 12) |