A method and apparatus to remove contamination and control electrostatic discharge in-situ in a semiconductor device manufacture process. In an embodiment, the method includes providing a reticle having first and second planar surfaces into a chamber. A circuit pattern of opaque material may be disposed on the first planar surface of the reticle. The method further includes irradiating the reticle using an ultraviolet light radiation beam to remove contamination disposed on the first and second planar surfaces of the reticle and to neutralize static electricity accumulated by the reticle.
|
19. An apparatus to remove contamination and control electrostatic discharge in-situ in a semiconductor manufacture process, the apparatus comprising:
a chamber to process at least a reticle therein; an ultraviolet light radiation source coupled to the chamber; and an electrical power supply coupled to the ultraviolet light radiation source.
1. A method to remove contamination and control electrostatic discharge in a semiconductor manufacture process, the method comprising:
providing a reticle having first and second planar surfaces into a chamber; irradiating the reticle using an ultraviolet light radiation beam to remove contamination disposed on the reticle and to neutralize static electricity accumulated by the reticle.
27. A method to perform in-situ organic contamination clean and transmittance measurements of a reticle, the method comprising:
providing a reticle into a chamber; irradiating the reticle using an ultraviolet light radiation beam to remove organic contamination disposed on the reticle; and performing at least one in-situ transmittance measurement of the irradiated reticle using a transmittance detector coupled to the chamber and an electrical power supply.
14. A method to remove contamination and to control electrostatic discharge in a semiconductor manufacture process, the method comprising:
providing a reticle having first and second planar surfaces into a chamber, the reticle further having a circuit pattern of opaque material on the first planar surface; providing a pellicle into the chamber, the pellicle having a frame affixed thereon; irradiating the reticle and the pellicle using an ultraviolet light radiation beam to simultaneously remove contamination disposed on the reticle and the pellicle, and to neutralize static electricity accumulated by the reticle and the pellicle.
2. The method of
3. The method of
4. The method of
5. The method of
6. The method of
7. The method of
8. The method of
9. The method of
10. The method of
11. The method of
13. The method of
15. The method of
16. The method of
17. The method of
18. The method of
20. The apparatus of
21. The apparatus of
22. The apparatus of
23. The apparatus of
24. The apparatus of
26. The apparatus of
28. The method of
29. The method of
|
1. Field of the Invention
The present invention relates to integrated circuit (IC) manufacture and more particularly to an apparatus and method to remove organic matter contamination and particulate contamination from a photomask or reticle and a pellicle and to control electrostatic discharge (ESD) through in-situ application of ultraviolet light radiation during semiconductor manufacture.
2. Description of Related Art
Integrated circuits are generally made by photolithographic processes that use photomasks or reticles and an associated light source to project a circuit image on the surface of a silicon wafer or substrate. A photomask or reticle is generally a transparent ceramic substrate that is coated with a metallic layer forming a pattern for an electronic circuit. A pellicle is typically used to seal the photomask or reticle, isolating and protecting the reticle surface from particulate contamination and eliminating dust or other particles from the focal plane of the reticle pattern during the manufacture of integrated circuits.
In order to produce functioning integrated circuits at a high yield rate, the reticle and pellicle need to be free of defects that typically occur during integrated circuit (IC) manufacture, and specifically during processing and or handling of the reticle and pellicle. One such defect is organic/molecular contamination of the reticle surface. Surface molecular contamination, such as chemical stains or residues, on the surface of the reticle reduces and degrades the transmittance property and/or characteristic of the reticle, ultimately impacting the quality of the semiconductor device manufactured.
Another concern or defect affecting the quality of integrated circuits during the photolithography process is particulate contamination of the reticle. Particulate contamination may include any small particles, such as dust particles, that may be caught between the reticle mask and pellicle when affixing the two together. Particulate contamination may cause the photolithographic pattern transmitted on the wafer to change, distort, alter, etc. from its intended design, ultimately impacting the quality of the semiconductor device manufactured.
Another concern or defect affecting the quality of integrated circuits during the photolithography process is electrostatic discharge-induced defects or effects. In the semiconductor device manufacture, static electricity or electrostatic discharge (ESD) frequently develops on reticle surfaces or other surfaces made of insulating materials when they are touched or rubbed by other insulating materials. The electricity is produced based on a triboelectricity theory. The discharge of the static electricity can cause damages to semiconductor device as well as process tools. Furthermore, when electrostatic discharge (ESD) occurs after the assembly of pellicle to reticle, particulate contamination may be produced and affixed to the pellicle/reticle. This causes the photolithographic pattern transmitted on the wafer to distort from its intended design, ultimately impacting the quality of the semiconductor manufactured.
The present invention is illustrated by way of example and not limitation in the accompanying figures:
An apparatus and method to remove organic matter and particulate contamination present on surfaces of a reticle and a pellicle and to control electrostatic discharge (ESD) through in-situ application of ultraviolet light radiation during semiconductor manufacture are described.
The terms "photomask", "mask," and "reticle" are used interchangeably and will be used interchangeably hereinafter. The terms "organic matter contamination," "molecular contamination," and "surface organic contamination" are used interchangeably and will be used interchangeably hereinafter. Surface organic contamination typically includes, but is not limited to, chemical stains, residues, fatty acids, plasticizers, etc. from the reticle/mask fabrication process and reticle handling/storage.
In the following detailed description, numerous specific details are set forth in order to provide a more thorough understanding of the present invention. However, it will be apparent to those skilled in the art to which this invention pertains that the present invention may be practiced without these specific details. In other instances, well-known devices, methods, procedures, and individual components have not been described in detail so as not to unnecessarily obscure aspects of the present invention.
Semiconductor device processes employ photolithography for transferring circuit patterns onto a semiconductor substrate, such as a wafer. In general, photolithography involves the performance of a sequence of process steps, including coating a semiconductor wafer with a resist layer, exposing the coated wafer to a patterned light source, developing the resist layer, processing the semiconductor wafer through the developed resist layer, and removing the resist layer. An optical photolithography stepper apparatus, sometimes referred to as a "stepper," is typically used to expose the resist layer. An image of each layer of an integrated circuit die is formed on a small rectangle piece of glass referred to as a mask or reticle. The reticle is placed on the stepper and a reduced image thereof is projected onto a portion of the resist layer covering the semiconductor wafer.
Since reticles or masks serve the same function as negatives in photography, reticles must be verified and proved as being defect-free before they are used in the stepper tool. Any defects present in the reticle and/or pellicle become defects in the silicon wafer and could lead to defective semiconductor devices. The present invention employs ultraviolet (UV) radiation to simultaneously remove reticle and pellicle organic contamination and particulate contamination and to control electrostatic discharge during semiconductor manufacture (including lithography) and/or mask fabrication process. Removing reticle molecular or organic contamination allows for precision material property measurement, and specifically for improved transmittance measurement of the reticle, ultimately leading to improved semiconductor/integrated circuit manufacture.
Reticle 10 is a transparent ceramic substrate having first and second planar surfaces 12, 14. A circuit pattern 16, called absorber, is disposed on the first planar surface 12 of reticle 10. Circuit pattern 16 is generally composed of opaque materials such as chromium that prevents ultra-violet light from transmitting therethrough. Reticle 10 can be constructed of any suitable transparent ceramic materials, including for example quartz or silicon dioxide. For advanced lithography applications, such as 157-nm and Extreme Ultraviolet (EUV) lithography, other materials, for example modified fused silica, are expected to meet the reticle substrate material requirements. The chrome metal layer may be formed using either pure chromium or a chromium alloy. Metallic coatings other than chrome may also be coated on the surface of the reticle for the circuit layout.
Pellicle 20 is generally used to seal the reticle 10, isolating and protecting at least the first planar surface 12 of reticle 10 from particulate contamination and eliminating dust or other particles from the focal plane of the reticle pattern during the manufacture of integrated circuits. Pellicle 20 is typically mounted onto a frame 22 which is then mounted to the reticle 10, typically surrounding a reticle area having the circuit pattern 16 therewith. When coupled together, reticle 10, pellicle 20 and frame 22 define (and enclose) a volume of space 18. The shapes of the frame 22 and the pellicle 20 attached to the frame vary considerably depending upon the configuration of the reticle, the type of photolithography application being performed, the constraints of the photolithography equipment and the like.
During UV irradiation of the reticle 10, pellicle 20 and frame 22, chamber 50 is generally purged with an inert gas, such as nitrogen, which maintains the chamber environment moisture-free. Chamber 50 may include one or more windows or openings 52, 54, 56 where the UV light radiation source and various detectors are generally coupled to the chamber.
Continuing with reference to
Continuing with reference to
To perform in-situ electrostatic discharge measurements of the reticle and/or pellicle, apparatus 1 may further include an electric field meter 36. In an embodiment, the electric field meter 36 is coupled to the processing chamber 50 at electric field meter window 56. Power supply 38 is electrically coupled to electric field meter 36 and provides electrical power required to operate electric field meter 36. Any electric field meter known in the art of semiconductor processing, including mask/lithography applications, may be used.
It should be noted that apparatus 1 to simultaneously remove organic matter and particulate contamination 15a, 15b from a reticle and/or a pellicle and to control ESD through in-situ application of ultraviolet light radiation may be part of any semiconductor processing tool assembly 100 known in the art, including but not limited to a lithography processing tool assembly, pre-lithography processing tool assembly, semiconductor wafer manufacture tool assembly and combination thereof.
Referring now to
The ultraviolet light radiation beam 32 is produced (i.e., emitted) by a UV light radiation source 30. A power supply 38 electrically coupled to the UV light radiation source 30 provides electrical power required to operate the UV light radiation source 30. The UV light radiation source 30 may include any UV light radiation producing sources used in the art, including but not limited to excimer lamps, laser sources and the like. In an embodiment, the UV light radiation source 30 is a Xenon excimer lamp producing a ultraviolet light radiation beam 32 having a wavelength of about 172 nanometers. Various detectors, such as a transmittance detector, an electric field meter and the like, are generally coupled to chamber 50 to provide in-situ transmittance measurement and monitoring and/or electrical field measurement of the reticle.
It should be noted that chamber 50 is typically part of a processing tool assembly 100, which may include, but is not limited to, a lithography processing tool assembly, a pre-lithography processing tool assembly, a semiconductor wafer manufacture tool assembly, or a combination thereof.
Referring now to
At block 320, prior to coupling the reticle to the pellicle, the reticle 10 and the pellicle 20 (with its frame 22) are irradiated using an ultraviolet light radiation beam 32 to remove contamination 15a, 15b disposed on the reticle and the pellicle, and to neutralize static electricity accumulated by the reticle and the pellicle. During UV irradiation of the reticle 10, chamber 50 is generally purged with an inert gas, such as nitrogen, which maintains the chamber environment moisture-free. The ultraviolet light radiation beam 32 may have a wavelength of less than 206 nanometers but more than 1 nanometer. In one embodiment, for 157-nm lithography applications, the ultraviolet light radiation beam 32 has a wavelength in the range of 157-206 nanometers. For Extreme UV lithography applications, the ultraviolet light radiation beam 32 may have a wavelength in the range of 10-157 nanometers.
The ultraviolet light radiation beam 32 is produced (i.e., emitted) by a UV light radiation source 30. A power supply 38 electrically coupled to the UV light radiation source 30 provides electrical power required to operate the UV light radiation source 30. The UV light radiation source 30 may include any UV light radiation producing sources used in the art, including but not limited to excimer lamps, laser sources and the like. In an embodiment, the UV light radiation source 30 is a Xenon excimer lamp producing a ultraviolet light radiation beam 32 having a wavelength of about 172 nanometers.
Next, at block 330, the pellicle is coupled to the first planar surface 12 of the reticle 10 such that the frame 22 of the pellicle encloses an area of the reticle 10 having the circuit pattern 16 thereon. Adhesives or the like may be used to couple the pellicle to the reticle.
At block 340, the pellicle coupled to the reticle are further irradiated using a ultraviolet light radiation beam 32 produced by the UV source 30. This irradiation typically removes molecular contamination 15a present on the pellicle and the reticle. Most importantly, however, this irradiation removes molecular contamination 15a that may be present within the volume of space (item 18 in
It should be noted that chamber 50 is typically part of a processing tool assembly 100, which may include, but is not limited to, a lithography processing tool assembly, a pre-lithography processing tool assembly, a semiconductor wafer manufacture tool assembly, or a combination thereof.
Referring now to
To perform in-situ transmittance measurements and monitoring of the reticle 10, a transmittance detector 34 is coupled to chamber 50 at a transmittance detector window 54. Power supply 38 is electrically coupled to transmittance detector 34 and provides electrical power required to operate the transmittance detector 34. The transmittance detector 34 may be used during reticle fabrication and handling, as well as prior to shipping the reticle to a customer. Any transmittance detector known in the art of semiconductor processing, including mask/lithography applications, may be used.
At block 420, the reticle is irradiated using an ultraviolet light radiation beam (item 32 in
The ultraviolet light radiation beam 32 is produced (i.e., emitted) by a UV light radiation source 30. A power supply 38 electrically coupled to the UV light radiation source 30 provides electrical power required to operate the UV light radiation source 30. The UV light radiation source 30 may include any UV light radiation producing sources used in the art, including but not limited to excimer lamps, laser sources and the like. In an embodiment, the UV light radiation source 30 is a Xenon excimer lamp producing a ultraviolet light radiation beam 32 having a wavelength of about 172 nanometers.
Continuing with reference to
Following the follow up irradiation of the reticle, additional in-situ transmittance measurements of the irradiated reticle 10 may be performed using the transmittance detector 34 coupled to the chamber 50 and an electrical power supply 38 (block 450 in FIG. 4).
It should be noted that prior to performing the initial or first UV irradiation of the reticle (block 420 in
An apparatus and method to remove organic matter and particulate contamination present on a reticle and a pellicle and to control electrostatic discharge (ESD) through in-situ application of ultraviolet light radiation during semiconductor manufacture have been described. Although specific embodiments, including specific parameters, methods, and materials have been described, various modifications to the disclosed embodiments will be apparent to one of ordinary skill in the art upon reading this disclosure. Therefore, it is to be understood that such embodiments are merely illustrative of and not restrictive on the broad invention and that this invention is not limited to the specific embodiments shown and described.
Patent | Priority | Assignee | Title |
10338477, | Dec 12 2016 | Samsung Electronics Co., Ltd. | Lithography apparatus |
7087907, | Feb 02 2004 | Advanced Micro Devices, Inc. | Detection of contamination in imaging systems by fluorescence and/or absorption spectroscopy |
7209220, | Feb 22 2002 | ASML HOLDING N V | System for using a two part cover for and a box for protecting a reticle |
7245476, | Aug 07 2002 | SMC Corporation | Static eliminator using ultraviolet light emitting diode |
7304720, | Feb 22 2002 | ASML HOLDING N V | System for using a two part cover for protecting a reticle |
7419748, | Aug 24 2004 | Integrated Device Technology, Inc. | Photomask with reduced electrostatic discharge defects |
7673637, | Aug 15 2006 | GUDENG EQUIPMENT CO , LTD | Photomask cleaner |
7830497, | Feb 22 2002 | ASML HOLDING N V | System and method for using a two part cover and a box for protecting a reticle |
8446570, | Feb 22 2002 | ASML Holding N.V. | System and method for using a two part cover and a box for protecting a reticle |
8724088, | Jan 26 2009 | Taiwan Semiconductor Manufacturing Co., Ltd. | Pellicle mounting apparatus and assembly with pellicle mounted on mask |
9726990, | Mar 01 2013 | Taiwan Semiconductor Manufacturing Company, Ltd. | Lithography mask repair methods |
Patent | Priority | Assignee | Title |
5275667, | May 04 1992 | Freescale Semiconductor, Inc | Method of characterizing the level of cleanliness of an inorganic surface |
5559584, | Mar 08 1993 | Nikon Corporation | Exposure apparatus |
5580421, | Jun 14 1994 | FSI International | Apparatus for surface conditioning |
5737072, | Aug 22 1991 | KLA Instruments Corporation | Automated photomask inspection apparatus and method |
5741576, | Sep 06 1995 | Inko Industrial Corporation | Optical pellicle with controlled transmission peaks and anti-reflective coatings |
5999397, | Oct 27 1997 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for preventing electrostatic discharge damage to an insulating article |
6063208, | Aug 28 1997 | CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC | Reticle cleaning without damaging pellicle |
6098637, | Mar 03 1998 | Applied Materials, Inc. | In situ cleaning of the surface inside a vacuum processing chamber |
6153044, | Apr 30 1998 | National Technology & Engineering Solutions of Sandia, LLC | Protection of lithographic components from particle contamination |
6165650, | Aug 28 1997 | CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC | Reticle cleaning without damaging pellicle |
6169652, | Mar 12 1999 | National Technology & Engineering Solutions of Sandia, LLC | Electrostatically screened, voltage-controlled electrostatic chuck |
6196391, | Jan 20 2000 | Taiwan Semiconductor Manufacturing Company, Ltd | Electrostatic discharge-free container for insulating articles |
6208747, | Dec 01 1998 | Advanced Micro Devices Inc. | Determination of scanning error in scanner by reticle rotation |
6209553, | May 20 1999 | Renesas Electronics Corporation | Method of and apparatus for washing photomask and washing solution for photomask |
6219171, | Jun 03 1999 | Taiwan Semiconductor Manufacturing Company, Ltd | Apparatus and method for stepper exposure control in photography |
6222936, | Feb 03 1998 | Advanced Micro Devices, Inc. | Apparatus and method for reducing defects in a semiconductor lithographic process |
6277767, | Apr 06 1999 | Renesas Electronics Corporation | Method for cleaning semiconductor device |
6551407, | Jan 15 2001 | BOARD OF TRUSTEES OF MICHIGAN STATE UNIVERSITY; Board of Trustees Operating Michigan State University | Method for treatment of surfaces to remove mold release agents with continuous ultraviolet cleaning light |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
May 08 2001 | Intel Corporation | (assignment on the face of the patent) | / | |||
Jun 08 2001 | DAO, GIANG | Intel Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 011972 | /0797 | |
Jun 25 2001 | ZHENG, JUN FEI | Intel Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 011972 | /0797 | |
Nov 22 2011 | Intel Corporation | Micron Technology, Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 030747 | /0001 |
Date | Maintenance Fee Events |
Sep 20 2005 | ASPN: Payor Number Assigned. |
Nov 09 2007 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Nov 19 2007 | REM: Maintenance Fee Reminder Mailed. |
Sep 19 2011 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Dec 18 2015 | REM: Maintenance Fee Reminder Mailed. |
May 11 2016 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
May 11 2007 | 4 years fee payment window open |
Nov 11 2007 | 6 months grace period start (w surcharge) |
May 11 2008 | patent expiry (for year 4) |
May 11 2010 | 2 years to revive unintentionally abandoned end. (for year 4) |
May 11 2011 | 8 years fee payment window open |
Nov 11 2011 | 6 months grace period start (w surcharge) |
May 11 2012 | patent expiry (for year 8) |
May 11 2014 | 2 years to revive unintentionally abandoned end. (for year 8) |
May 11 2015 | 12 years fee payment window open |
Nov 11 2015 | 6 months grace period start (w surcharge) |
May 11 2016 | patent expiry (for year 12) |
May 11 2018 | 2 years to revive unintentionally abandoned end. (for year 12) |