An apparatus and method is described incorporating one or more layers of sicoh and one or more layers of patterned conductors in an integrated circuit chip. The invention overcomes the problem of capacitance by lowering the k of the delectric and overcomes the problem of breakdown voltage and the leakage curent by tailoring the composition of sicoh.
|
16. A transformer structure comprising:
a substrate having a first surface, a first conductor patterned as a first closed loop, a layer of the sicoh dielectric deposited atop said first conductor and said sicoh dielectric layer having a second surface, and a second conductor patterned in a second closed loop atop said second surface of said sicoh dielectric.
10. A membrane inductor structure comprising:
a first layer of sicoh dielectric having a top surface and being supported underneath only at edges thereof, a conductor layer patterned into a spiral shape atop said top surface of said dielectric, and a second layer of sicoh dielectric atop said first sicoh dielectric layer, covering and surrounding said patterned conductor structure.
1. An inductor structure comprising:
a substrate having a first surface, a first layer of sicoh dielectric material formed atop said first surface, said first sicoh dielectric layer having a second surface, a patterned conductor structure atop said second surface of said first sicoh dielectric layer, and a second layer of sicoh dielectric material atop said first sicoh dielectric layer, covering and surrounding said patterned conductor structure.
40. A capacitor structure comprised of a substrate having a first surface,
a layer of the sicoh dielectric deposited atop said first surface and said sicoh dielectric layer having a second surface, and a patterned conductor layer atop said second surface of said sicoh dielectric, said conductor layer comprised of a first electrode region and a second electrode region, said first and second electrodes being electrically isolated and being separated by a capacitor dielectric.
24. A circuit board structure comprising an insulating substrate,
a plurality of patterned metal conductors formed in a first conductor layer on said insulating substrate, a layer of the thick sicoh dielectric having a thickness greater than 0.5 microns, formed atop said first conductor layer, a plurality of patterned metal connectors formed within said thick sicoh dielectric layer, a plurality of patterned metal conductors formed in a second conductor layer atop said thick sicoh dielectric, said first and second conductor layers being electrically connected at selected locations by said patterned metal connectors.
32. A circuit board structure comprising more than one substructure in which said substructure further includes a plurality of patterned metal conductors formed in a first conductor layer on a first insulating substrate,
a layer of the thick sicoh dielectric having a thickness greater than 0.5 microns, formed atop said first conductor layer, a plurality of patterned metal connectors formed within said thick sicoh dielectric layer, a plurality of patterned metal conductors formed in a second conductor layer atop said thick sicoh dielectric, said first and second conductor layers being electrically connected at selected locations by said patterned metal connectors.
48. An interconnect structure on an integrated circuit comprising:
a plurality of patterned metal conductors formed within a dielectric material, said conductors having a top surface, said conductors surrounded by a conductive diffusion barrier liner 1 to 10 nm thick, said conductive diffusion barrier liner being on all sides except said top surface of said conductors, and a mask patterning/CMP stop layer atop said dielectric material, said mask patterning/CMP stop layer comprising said sicoh dielectric material, and said mask patterning/CM P stop layer having a top surface that is substantially co-planar with the top surface of said patterned metal conductors.
34. Interconnect structure:
on an integrated circuit, a plurality of patterned metal conductors formed within an organic thermoset dielectric material, said conductors having a top surface, said conductors surrounded by a conductive diffusion barrier liner 1 to 10 nm thick, said conductive diffusion barrier liner being on all sides except said top surface of said conductors, and with mask patterning/CMP stop layer atop said organic dielectric material, said mask patterning/CMP stop layer comprised of the sicoh dielectric material, and said mask patterning/CMP stop layer having a top surface that is approximately co-planar with the top surface of said patterned metal conductors.
2. The structure of
3. The structure of
4. The structure of
5. The structure of
6. The structure of
7. The structure of
8. The structure of
11. The structure of
12. The structure of
13. The structure of
14. The structure of
15. The structure of
17. The structure of
18. The structure of
19. The structure of
20. The structure of
21. The structure of
22. Interconnect structure: on an integrated circuit, the structure of
23. The structure of
25. The circuit board structure of
26. The circuit board structure of
27. The structure of
28. The structure of
29. The structure of
30. The structure of
31. The structure of
33. The circuit board structure of
35. The structure of
36. The structure of
37. The structure of
38. The structure of
39. The structure of
41. The capacitor structure of
42. On an integrated circuit, the structure of
43. The structure of
44. The structure of
45. The structure of
46. The structure of
47. The structure of
49. The structure of
50. The structure of
51. The structure of
52. The structure of
53. The structure of
54. The structure of
55. The structure of
|
This application is cross referenced to Ser. No. 09/796,089 filed Jan. 25, 2001 and assigned to the assignee herein and is directed to specific precursor materials such as cyclic siloxanes or organic molecules containing ring structures to form thermally stable ultralow dielectric constant films such as SiCOH which is incorporated herein by reference.
This application is further cross referenced to Ser. No. 09/938,949 filed Aug. 24, 2001 and assigned to the assignee herein and is directed to specific precursor materials such as cyclic siloxanes or organic molecules containing ring structures and a carrier gas such as CO2 or a mixture of CO2 and O2 to stabilized the plasma in a PECVD to form uniform thermally stable ultralow dielectric constant films such as SiCOH which is incorporated herein by reference.
This application claims benefit of U.S. Provisional Application No. 60/261,292, filed Jan. 12, 2001.
This invention relates to passive components integrated on an integrated circuit chip, an integrated circuit carrier, and a circuit board.
This invention also relates to low capacitance multilayer circuit boards, to interconnect structures for high speed microprocessors, to application specific integrated circuits (ASICs), and to other high speed integrated circuits (IC's).
The structures of this invention include a dielectric material having a low dielectric constant, very high breakdown field, and excellent (air barrier) passivation properties.
The invention also describes an improved thin film form of the dielectric material that is useful in some of the inventive electronic structures.
Prior art inductor structures used in RF and microwave circuits are commonly isolated from ground using SiO2 which has a dielectric constant (k) of 4 to 4.2. Prior art inductors may be passivated with a polymer dielectric (e.g. Polyimide) which has a dielectric constant (k) or about 2.9.
Prior art transformer structures are commonly isolated internally using SiO2 with a dielectric constant (k) of 4 to 4.2 between adjacent conductors or turns in the winding and between windings.
Prior art multilayer circuit boards commonly are built with a polymer dielectric that absorbs water and has a relatively low breakdown field.
A multilayer circuit board structure is needed with low capacitance between metal layers, such as using a dielectric material with a low dielectric constant, a high breakdown voltage and very low water absorption.
In the prior art, Cu interconnect structures with low-k dielectric are known. An example dual damascene type structure is described in R. Goldblatt et al, "A high performance 0.13 micron Copper BEOL technology with low k dielectric", Proceedings of IITC, 2000. These structures may have high leakage current between the Cu lines, especially as the spacing between the lines is reduced below 180 nm.
Prior art capacitor structures used in RF and microwave circuits are commonly isolated from ground using SiO2 which has a dielectric constant (k) of 4 to 4.2, or another material with still larger k. The capacitors may be passivated with a polymer dielectric (e.g. Polyimide) which has a dielectric constant (k) or about 2.9.
U.S. Pat. No. 6,147,009 by Grill et al. which issued Nov. 14, 2000 entitled "Hydrogenated Oxidized Silicon Carbon Material" describes SiCOH dielectric material and is assigned to the assignee herein which is incorporated herein by reference.
U.S. Pat. No. 6,312,793 by Grill et al. which issued Nov. 6, 2001 describes a multiphase low dielectric constant material and is assigned to the assignee herein which is incorporated herein by reference.
U.S. Pat. No. 5,095,357 by Andoh et al. which issued Mar. 10, 1992 entitled "Inductive Structures For Semiconductor Integrated Circuits" describes inductive structures which is incorporated herein by reference.
U.S. Pat. No. 5,773,870 by Su et al. which issued Jun. 30, 1998 entitled "Membrane Type Integrated Inductor And The Process Thereof" describes and inductor which is incorporated herein by reference.
U.S. Pat. No. 5,793,272 by Burghartz et al. which issued Aug. 11, 1998 entitled "Integrated Circuit Toroidal Inductor" describes both toroidal and spiral inductors which is assigned to the assignee herein and which is incorporated herein by reference.
The invention provides electronic structures that have superior properties, i.e. reduced parasitic capacitance and improved reliability. The structures of this invention contain a dielectric material "SiCOH" having a low dielectric constant, very low leakage current, high breakdown field, and excellent passivation (air barrier) properties.
Various inductive and capacitive structures with superior electrical performance are disclosed. All of the structures have reduced parasitic capacitance (reduced capacitive coupling to a supporting substrate), compared to prior art structures using existing dielectrics. Reduced parasitic capacitance (reduced capacitive coupling to a substrate) results in Lower Power consumption and higher frequency performance.
Included are inductors having reduced capacitance both within the inductive device and parasitic capacitance between the device and ground, transformers having reduced capacitance within the device, low capacitance circuit boards, and reliable capacitors having a low capacitance.
The invention provides a spiral, toroidal or membrane inductor having a low capacitance within the inductive structure, and a low capacitance between the inductor and ground. In addition, these inductors must be reliable for long life in integrated circuits such as in mobile applications. These properties are obtained in an inductor structure containing SiCOH dielectric material having a low dielectric constant, a high breakdown voltage, a low leakage current, and low oxygen and water permeation to isolate the inductor from the substrate.
The invention provides a transformer having a low internal capacitance between two conductive windings. Also, the transformer should have a low capacitance to the substrate or ground. In addition, the transformer must be reliable. These properties are obtained in a transformer containing a layer of SiCOH dielectric material between the 2 windings. Said SiCOH dielectric has a low dielectric constant, a high breakdown voltage, a low leakage current, and low oxygen and water permeation.
An improved low-k dielectric plus Cu interconnect structure (such as dual damascene type) for high speed microprocessors and ASIC's according to the invention is also described.
The invention provides a low-k Cu interconnect structure with a dielectric having a low dielectric constant (k) and simultaneously a low leakage current between Cu lines where the lines are spaced less than 180 nm apart.
It is an object of this invention to provide reliable capacitors (with a low, stable capacitance), inductors having reduced capacitance within the inductive device and a reduced parasitic capacitance between the device and ground, low capacitance circuit boards, and an improved low-k dielectric plus Cu interconnect structure (such as dual damascene type).
The invention provides an interdigital capacitor having a low parasitic capacitance and excellent reliability. This is obtained in a capacitor structure in which the SiCOH dielectric material has a low dielectric constant, a high breakdown voltage, a low leakage current, and low oxygen and water permeation, is used to isolate the structure from the substrate.
It is another object of this invention to utilize a dielectric material comprised of Si, C, O, and H (called "SiCOH") which has a dielectric constant of less than 3.5 and a high breakdown field, greater than 4.5 MV/cm, and a low leakage current in the inventive structures. A low leakage current is defined here as approximately less than 10 nAmp/cm2 at an applied field of 1 MV/cm. Further, this material is a reliable barrier to O2 and H2O permeation.
This invention improves on prior art structures by reducing the parasitic capacitance of the structures.
The integrated devices also have excellent electrical isolation (low leakage).
Both of these reduce the power consumption of the structures.
As described herein, the SiCOH dielectric material (also called "carbon-doped oxide") exhibits a very high breakdown voltage, from 4.5 to 10 MV/cm, and a low leakage current and dielectric constant less than 3.5 when prepared according to the procedures described here and when the material has the atomic composition specified herein.
These and other features, objects, and advantages of the present invention will become apparent upon consideration of the following detailed description of the invention when read in conjunction with the drawing in which:
In an RF or microwave circuit, an inductor is commonly needed. Power consumption through current leakage from the inductor to the substrate should be minimized to use the circuit in a mobile phone or other mobile battery powered device. Parasitic capacitance between the inductor and the substrate is also a problem, and this capacitance is worse at higher frequencies. Commonly, the maximum operating frequency of an inductor is limited by parasitic capacitance.
Referring to
Referring to
As would be known by one skilled in the art, an alternative shape of the inductor may be used in the inventive structure, including a toroidal shape or the type of shape shown in FIG. 2.
The SiCOH dielectric layers, 4 and 11, in
The SiCOH dielectric of the present invention includes the precursors described in U.S. Pat. No. 6,147,009 and trimethylsilane or tetramethylsilane and an oxidizing precursor, for example O2, N2O, CO2, etc. and also includes other organosilane precursors.
This film is typically 0.5 micron or greater in thickness, and has a measured current versus electric field curve similar to that shown in
For example, a "graded" composition may be to create a dense region containing less H and C at the outer film surface to form a non-permeable barrier region. A second example is to improve adhesion at an interface by changing the composition at that interface.
Optionally, the film is formed in a multilayer (nanolaminate) form with sub-layers in the thin film, for example 3 sub-layers.
See U.S. Pat. No. 5,773,870 in which claim 2 lists membrane materials, and does not include SiCOH in the list.
Previous inductors located on a free-standing membrane (See U.S. Pat. No. 5,773,870) have used materials having a dielectric constant to form the membrane. Some of these materials are semiconducting.
Referring to
Located atop the SiCOH membrane are conductors, 25 and 25', to connect the inductor. Within the structure are windings, 23. Over the inductor structure a layer of the SiCOH dielectric, 26, has been deposited to protect and passivate the structure. The conductor layer 24 is atop the passivation layer, 26, making electrical contact to one end of the windings.
Referring to the simple circuit diagram,
As would be known by one skilled in the art, an alternative shape of the inductor may be used in the inventive structure, including a torroidal shape or the spiral shape shown in FIG. 1.
The SiCOH dielectric layers, 21 and 26, In
Transformer structures integrated on an IC, or on an IC carrier ("flip-chip") are commonly useful. Capacitive coupling within the transformer (between the windings) consumes power and limits the frequency of operation. A low capacitive coupling between the windings would be desirable, for example a dielectric material with low dielectric constant (low k). Commonly, the dielectric between the 2 windings of the transformer may undergo dielectric breakdown. A transformer dielectric with low k and with a high breakdown voltage would be desirable.
Optionally, the transformer structure of this invention may contain a discontinuous layer of SiCOH dielectric underneath the upper winding 34, so that said upper winding is supported in regions by said layer of SiCOH dielectric, and in other regions is not supported such as by an air bridge or air gaps.
The SiCOH dielectric layer, 33, in
Referring to
A multilayer circuit board structure according to the invention may contain one substructure or a plurality of substructures, meaning the substructure of
The SiCOH dielectric layer, 44, in
Referring to
A multilayer circuit board structure according to the invention may contain one substructure or a plurality of substructures, meaning the substructure of
The SiCOH dielectric layer, 52, in
Referring to
The SiCOH dielectric layer 72, in
Optionally, the film is formed in a multilayer (nanolaminate) form with sub-layers in the thin film, for example 3 sub-layers.
A stable RC time constant for an RF or microwave circuit is commonly required so the circuit has a stable operating frequency over several years of use. In these wireless circuits, a capacitor having a stable fixed capacitance with a minimum of (parasitic) capacitive coupling to the substrate is needed.
Referring to
An alternative capacitor of this invention is shown in cross-section in
C1 represents the parasitic capacitance between the capacitor structure and the substrate 91, and C1 is reduced to a minimum value by a low k dielectric (SiCOH) as layer 94.
The SiCOH dielectric layer, 94, has the same characterisitics and composition described above in reference to Example 1.
Referring to
The very high breakdown field seen in
Commonly, the desirable bulk properties of the SiCOH dielectric may lead to poor adhesion at an interface, or the film may be chemically changed by a process step when fabricating the inventive structures. To solve these problems, use of layers that contain little or no Carbon is recommended. Said layers have the properties of deposited SiOxide which is a common material in the art. Then, a graded composition layer of the SiCOH dielectric material may be used according to this invention. Two examples of a graded composition layer of the SiCOH dielectric material are shown in FIG. 10.
In
Capacitor, inductor and transformer structures of this invention have been described in detail. As would be known by one skilled in the art, thin film resistor structures may also be separated from a substrate by a layer of the SiCOH dielectric material. These structures have a reduced parasitic capacitance compared to prior art thin film resistor structures, and are within the scope of this invention. Other structures may be made using the SiCOH dielectric to isolate the structure from the substrate with this invention, reducing parasitic capacitance and hence increasing the frequency of operation. Also, this material is an effective protection (passivation) layer against air oxidation. The high breakdown field and low leakage current and low dielectric constant and air barrier properties of the SiCOH dielectric material are a new unexpected combination of properties.
While there has been described and illustrated a low k structure containing a dielectric of SiCOH, it will be apparent to those skilled in the art that modifications and variations are possible without deviating from the broad scope of the invention which shall be limited solely by the scope of the claims appended hereto.
Grill, Alfred, Gates, Stephen McConnell
Patent | Priority | Assignee | Title |
6852553, | Feb 15 2000 | Renesas Electronics Corporation | Semiconductor device fabrication method and semiconductor device fabrication apparatus |
6946306, | Feb 15 2000 | Renesas Electronics Corporation | Method of manufacturing a semiconductor device and a fabrication apparatus for a semiconductor device |
6958526, | Jan 12 2001 | GLOBALFOUNDRIES U S INC | Electronic structures with reduced capacitance |
7023092, | Feb 11 1998 | Applied Materials Inc. | Low dielectric constant film produced from silicon compounds comprising silicon-carbon bonds |
7264986, | Sep 30 2005 | TAIWAN SEMICONDUCTOR MANUFACTURING CO , LTD | Microelectronic assembly and method for forming the same |
7335980, | Nov 04 2004 | GLOBALFOUNDRIES U S INC | Hardmask for reliability of silicon based dielectrics |
7400025, | May 21 2003 | Texas Instruments Incorporated | Integrated circuit inductor with integrated vias |
7425485, | Sep 30 2005 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Method for forming microelectronic assembly |
7485582, | Nov 04 2004 | GLOBALFOUNDRIES Inc | Hardmask for improved reliability of silicon based dielectrics |
7538434, | Mar 08 2005 | Taiwan Semiconductor Manufacturing Company, Ltd. | Copper interconnection with conductive polymer layer and method of forming the same |
7723821, | Sep 30 2005 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Microelectronic assembly |
7892648, | Jan 21 2005 | Intel Corporation | SiCOH dielectric material with improved toughness and improved Si-C bonding |
8076749, | Feb 13 2007 | Kabushiki Kaisha Toshiba | Semiconductor device |
8101236, | Jan 21 2005 | Intel Corporation | Method of fabricating a SiCOH dielectric material with improved toughness and improved Si-C bonding |
8178965, | Mar 14 2007 | Infineon Technologies AG | Semiconductor module having deflecting conductive layer over a spacer structure |
8344479, | May 21 2003 | Texas Instruments Incorporated | Integrated circuit inductor with integrated vias |
9219034, | Mar 14 2007 | Infineon Technologies AG | Semiconductor module having deflecting conductive layer over a spacer structure |
Patent | Priority | Assignee | Title |
6147009, | Jun 29 1998 | Semiconductor Manufacturing International Corporation | Hydrogenated oxidized silicon carbon material |
6486557, | Feb 29 2000 | International Business Machines Corporation | Hybrid dielectric structure for improving the stiffness of back end of the line structures |
20010045616, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jan 14 2002 | International Business Machines Corporation | (assignment on the face of the patent) | / | |||
Jan 14 2002 | GATES, STEPHEN MCCONNELL | International Business Machines Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 012494 | /0109 | |
Jan 14 2002 | GRILL, ALFRED | International Business Machines Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 012494 | /0109 | |
Jun 29 2015 | International Business Machines Corporation | GLOBALFOUNDRIES U S 2 LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 036550 | /0001 | |
Sep 10 2015 | GLOBALFOUNDRIES U S 2 LLC | GLOBALFOUNDRIES Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 036779 | /0001 | |
Sep 10 2015 | GLOBALFOUNDRIES U S INC | GLOBALFOUNDRIES Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 036779 | /0001 | |
Nov 27 2018 | GLOBALFOUNDRIES Inc | WILMINGTON TRUST, NATIONAL ASSOCIATION | SECURITY AGREEMENT | 049490 | /0001 | |
Oct 22 2020 | GLOBALFOUNDRIES Inc | GLOBALFOUNDRIES U S INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 054633 | /0001 | |
Nov 17 2020 | WILMINGTON TRUST, NATIONAL ASSOCIATION | GLOBALFOUNDRIES Inc | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 054636 | /0001 | |
Nov 17 2020 | WILMINGTON TRUST, NATIONAL ASSOCIATION | GLOBALFOUNDRIES U S INC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 056987 | /0001 |
Date | Maintenance Fee Events |
May 11 2004 | ASPN: Payor Number Assigned. |
Sep 19 2007 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Oct 26 2011 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Nov 04 2015 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
May 18 2007 | 4 years fee payment window open |
Nov 18 2007 | 6 months grace period start (w surcharge) |
May 18 2008 | patent expiry (for year 4) |
May 18 2010 | 2 years to revive unintentionally abandoned end. (for year 4) |
May 18 2011 | 8 years fee payment window open |
Nov 18 2011 | 6 months grace period start (w surcharge) |
May 18 2012 | patent expiry (for year 8) |
May 18 2014 | 2 years to revive unintentionally abandoned end. (for year 8) |
May 18 2015 | 12 years fee payment window open |
Nov 18 2015 | 6 months grace period start (w surcharge) |
May 18 2016 | patent expiry (for year 12) |
May 18 2018 | 2 years to revive unintentionally abandoned end. (for year 12) |