An ofdm modulator includes an ofdm modulator section for conducting ofdm modulation on a signal, based upon an ofdm clock FCLK, and outputting an ofdm signal, an adder for adding the ofdm clock FCLK to a local signal FPLO for frequency conversion, and a frequency converter for conducting frequency conversion on the ofdm signal supplied from the ofdm modulator section, based upon an output signal of the adder. The ofdm modulator thus outputs an IF signal having a frequency equivalent to that of the local signal. As a result, the floating frequency component of the ofdm clock on the ofdm modulator section side is canceled by the floating frequency component of the ofdm clock on the frequency adder side. There is thus obtained an IF signal which can be synchronized to a frequency (for example, 10 MHz) of an external device and which has the same frequency as that of the local signal FPLO.
|
1. A signal generating apparatus comprising:
output means for conducting predetermined processing on a given signal, based upon a clock signal having a first frequency including a floating frequency component supplied from a first oscillator, and outputting a first signal having the first frequency; adder means for adding a second signal having a second frequency including no floating frequency component, supplied from a second oscillator and the clock signal supplied from the first oscillator, and outputting a third signal having a frequency equivalent to sum of the first frequency and the second frequency; and frequency converter means for receiving the first signal outputted from the output means and the third signal outputted from the adder means, conducting frequency conversion based upon the first signal and the third signal, and thereby outputting an output signal having the second frequency including no floating frequency component.
3. An ofdm modulating apparatus comprising:
output means for conducting ofdm modulation processing on a given signal, based upon an ofdm clock signal having a first frequency including a floating frequency component supplied from an ofdm oscillator, and outputting an ofdm signal having the first frequency; adder means for adding a local signal having a second frequency including no floating frequency component, supplied from a local oscillator and the ofdm clock signal supplied from the ofdm clock oscillator, and outputting a third signal having a frequency equivalent to sum of the first frequency and the second frequency; and frequency converter means for receiving the ofdm signal outputted from the output means and the third signal outputted from the adder means, conducting frequency conversion based upon the ofdm signal and the third signal, and thereby outputting an IF signal having the second frequency including no floating frequency component.
2. A signal generating apparatus according to
4. An ofdm modulating apparatus according to
|
This application is based upon and claims the benefit of priority from the prior Japanese Patent Application No. 11-075096, Mar. 19, 1999, the entire contents of which are incorporated herein by reference.
The present invention relates to a signal generator synchronized to an external device having an oscillation frequency divisible by an integer, such as 10 MHz. Furthermore, the present invention relates to an OFDM modulator for conducting frequency conversion on the basis of an OFDM clock (FCLK) and a local frequency (FLO).
The OFDM modulator generates an OFDM signal having a center frequency FCLK by using an OFDM clock (FCLK), converts frequency conversion on the OFDM signal by using a local frequency (FLO), and outputs an OFDMIF signal having a center frequency FIFO. FCLK and FLO need to be synchronized to an external reference signal (FREF) of 10 MHz and thereby stabilized. Therefore, a synchronization circuit is needed for each of oscillators.
A conventional OFDM modulator includes an OFDM modulator section supplied with the OFDM clock (FCLK) from an OFDM clock oscillator, and a local frequency (FLO) oscillator. Furthermore, the conventional OFDM modulator includes a frequency converter section for conducting frequency conversion on signals supplied from them. As a result, an IF signal is outputted. In the conventional OFDM modulator, however, 8.192 MHz is used as the OFDM clock (FCLK) and 45.342 MHz (=8.192 MHz+37.15 MHz) is used as the local signal as an example, in order to achieve synchronization to an external device. Modulation processing and frequency conversion processing are thus conducted.
In the case of the system of terrestrial digital broadcast, however, it is not possible to use the above described divisible frequency such as 8.192 MHz. As for FCLK, 512/63=8.126984 . . . MHz is demanded. Therefore, the local signal for frequency conversion also becomes FLO=FIFO+FCLK=37.15+8.126984 . . . =45.286984 . . . MHz. However, this frequency has a floating component. Therefore, neither of them can be synchronized to the external reference signal of 10 MHz. (Herein, a frequency having a part which is indivisible by an integer, such as 45.286984 . . . MHz is referred to have a floating frequency component.)
In the conventional OFDM modulator, therefore, the demanded OFDM clock (FCLK) of the terrestrial digital broadcast cannot be met. If this frequency FCLK is used as it is, synchronization to the external frequency (10 MHz) is impossible. This results in a problem that an IF signal output having a floating frequency component is outputted.
In not only the OFDM modulator but also a general signal generator, synchronization to the external frequency (10 MHz) is impossible in the case where the clock oscillator includes a floating frequency component. In the same way, therefore, there exists a problem that an IF signal output having a floating frequency component is outputted.
An object of the present invention is to provide a signal generator synchronized to an external device while using a clock oscillator of a frequency which is indivisible by an integer and consequently which has a floating frequency component.
Another object of the present invention is to provide an OFDM modulator for producing an IF signal output having no floating frequency component by using an OFDM clock (FCLK) which is the system of the terrestrial digital broadcast.
In accordance with the present invention, a signal generating apparatus includes: output means for conducting predetermined processing on a given signal, based upon a clock signal having a first frequency (FCLK, f1) including a floating frequency component supplied from a first oscillator, and outputting a first signal having the first frequency; adder means for adding a second signal having a second frequency (FPLO, f2) including no floating frequency component, supplied from a second oscillator (and the clock signal supplied from the first oscillator, and outputting a third signal having a frequency equivalent to sum of the first frequency and the second frequency; and frequency converter means for receiving the first signal outputted from the output means and the third signal outputted from the adder means, conducting frequency conversion based upon the first signal and the third signal, and thereby outputting an output signal having the second frequency including no floating frequency component.
According to the present invention, the above described structure is used. Even in such a signal generator that a clock signal includes a floating frequency component, the second oscillator outputs a second frequency which is divisible by an integer and which does not include a floating frequency component, and an intermediate frequency addition and subsequent frequency conversion processing are conducted. As a result, a finally obtained signal can be made to have the same frequency as the frequency supplied from the second oscillator. According to the present invention, therefore, it becomes possible to provide a signal generator capable of outputting such a signal that a PLL (phase locked loop) can be formed with an external device having a reference oscillator of, for example, 10 MHz.
Furthermore, the present invention can also be applied to a signal generator especially conducting OFDM modulation, i.e., to an OFDM modulator. In this case as well, the same operation effects are brought about.
In other words, subtraction is conducted in a frequency converter circuit 15, between an OFDM clock (FCLK) component supplied from an OFDM modulator section side and an OFDM clock (FCLK) component supplied from a frequency adder 16 side of a frequency converter circuit 15. As a result, a finally obtained IF signal output have the same frequency as that of the local oscillator. Accordingly, a PLL (phase locked loop) can be formed with an external device having a reference oscillator of, for example, 10 MHz. Also as for the OFDM modulator using an OFDM clock oscillator having a frequency of 512/63=8.126984 . . . MHz demanded in the system of terrestrial digital broadcast, therefore, it becomes possible to provide an OFDM modulator which outputs an IF signal having a frequency of, for example, 37.15 MHz according to the frequency of the local oscillator and allowing synchronization to a peripheral reference oscillator.
Additional objects and advantages of the invention will be set forth in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention. The objects and advantages of the invention may be realized and obtained by means of the instrumentalities and combinations particularly pointed out hereinafter.
The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate presently preferred embodiments of the invention, and together with the general description given above and the detailed description of the preferred embodiments given below, serve to explain the principles of the invention.
Hereafter, an embodiment of the present invention will be described by referring to the drawing.
In the OFDM modulating circuit according to the present invention having such a configuration, a signal supplied to the carrier modulation circuit 11 is subjected to carrier modulation, supplied to the IFFT 12, and supplied therefrom to the orthogonal frequency modulator 13. In the orthogonal frequency modulator 13, orthogonal frequency modulation is conducted on a signal supplied from the IFFT on the basis of a clock signal of 512/63=8.126984 . . . MHz supplied from the OFDM clock (FCLK) oscillator 19 which is FCLK according to the system of the terrestrial digital broadcast. The modulated OFDM signal is converted to an analog signal by the D/A converter 14.
Furthermore, this OFDM signal is subjected to frequency conversion by the frequency converter 15. A signal for frequency conversion at this time becomes a signal obtained by adding, in the frequency adder 16, the OFDM clock (FCLK) 8.126984 . . . MHz and a frequency of 37.15 MHz fed from the local oscillator 20. This value is 45.286984 . . . MHz. A center frequency FIFO of an output obtained by the frequency converter 15 and the BPF 17 becomes FIFO=FLO-FCLK=(FPLO+FCLK)-FCLK=FPLO=37.15 MHz. In the frequency converter, therefore, subtraction is conducted between the OFDM clock (FCLK) component included in the OFDM signal and the OFDM clock (FCLK) component included in the local signal for frequency conversion, and frequency conversion is conducted.
As a result, the floating frequency component of the OFDM clock oscillator 19 does not appear in the IF signal output obtained from the BPF 17. In addition, the local oscillator is also stabilized by the reference oscillator. Therefore, an accurate stable IF signal can be obtained.
With reference to
In such a configuration of the signal generator according to the present invention, a signal S is outputted from the signal generator section on the basis of the clock signal FCLK supplied from the clock oscillator 49. It should be noted at this time that the clock signal FCLK has a frequency f1 which is indivisible by an integer and consequently includes a floating frequency component, and the signal S outputted from the signal generator section 41 also has this frequency f1.
On the other hand, a reference signal of, for example, 10 MHz is supplied from the reference oscillator 51. While being synchronized to the reference signal, a signal of a frequency f2 MHz which does not include a floating frequency component is outputted to the frequency adder 46. A signal having a frequency FLO=f1+f2 which is the sum of the two frequencies supplied from the clock oscillator 49 and the local oscillator 50 is supplied from the frequency adder 46 to the frequency converter 45. As a result of frequency conversion conducted in the frequency converter 45, canceling is caused in frequency component between the signal supplied from the signal generator section and the signal supplied from the frequency adder. The floating frequency components thus cancel each other. As a result, a signal which is, in frequency, f2 supplied from the local oscillator is supplied from the frequency converter 45 to the BPF 47. Furthermore, the IF signal output section 48 outputs an IF signal having the frequency f2 which does not include a floating frequency component and capable of being synchronized to an external frequency (such as reference oscillator frequency 10 MHz).
According to the present invention as heretofore described, frequency conversion is conducted by using a local signal with the OFDM clock (FCLK) added thereto. As a result, a floating frequency component based upon the OFDM clock (FCLK) component is not generated. Without being synchronized to the reference signal, a stable output is obtained. Even in the case where the ratio between the clock frequency and the external reference signal 10 MHz is not an integer and consequently a PLL (phase locked loop) cannot be formed in the conventional technique because of the clock frequency having a floating frequency component, therefore, it becomes possible to provide an OFDM modulator producing an output having a frequency equivalent to that of a local oscillator and consequently allowing the PLL function.
In addition, even in the case of a general signal generator based upon a clock frequency including a floating frequency component instead of the OFDM clock, it becomes possible, by adopting the configuration of the present invention, to provide a signal generator supplying an output signal which has a frequency equivalent to that of the local oscillator, which is synchronized to a reference frequency of an external device without being affected by the clock frequency, and consequently which allows a PLL function.
Additional advantages and modifications will readily occur to those skilled in the art. Therefore, the invention in its broader aspects is not limited to the specific details and representative embodiments shown and described herein. Accordingly, various modifications may be made without departing from the spirit or scope of the general inventive concept as defined by the appended claims and their equivalents.
Patent | Priority | Assignee | Title |
7071994, | Jan 04 2001 | Telisar Corporation | System and method for nondisruptively embedding an OFDM modulated data signal into a composite video signal |
Patent | Priority | Assignee | Title |
5406551, | Jan 31 1992 | Nippon Hoso Kyokai | Method and apparatus for digital signal transmission using orthogonal frequency division multiplexing |
5471464, | Jul 26 1993 | Sony Corporation | Orthogonal frequency division multiplex demodulation apparatus |
5602835, | Nov 16 1993 | Kabushiki Kaisha Toshiba | OFDM synchronization demodulation circuit |
5687165, | Oct 26 1994 | Sony Corporation | Transmission system and receiver for orthogonal frequency-division multiplexing signals, having a frequency-synchronization circuit |
5694389, | Feb 24 1995 | Kabushiki Kaisha Toshiba | OFDM transmission/reception system and transmitting/receiving apparatus |
5838734, | May 05 1993 | British Broadcasting Corporation | Compensation for local oscillator errors in an OFDM receiver |
5889759, | Aug 13 1996 | Telecommunications Research Laboratories | OFDM timing and frequency recovery system |
6021110, | Aug 13 1996 | Telecommunications Research Laboratories | OFDM timing and frequency recovery system |
6282413, | Mar 12 1997 | STMICROELECTRONICS INTERNATIONAL N V | Multistaged frequency conversion with single local oscillator |
EP822691, | |||
JP851408, | |||
JP9508254, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Mar 07 2000 | HIRAKURA, TAKAO | Kabushiki Kaisha Toshiba | 010627 | /0641 | ||
Mar 07 2000 | ISOBE, SEIJI | Kabushiki Kaisha Toshiba | 010627 | /0641 | ||
Mar 15 2000 | Kabushiki Kaisha Kaisha | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Sep 24 2007 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Feb 27 2012 | REM: Maintenance Fee Reminder Mailed. |
Jul 13 2012 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
Jul 13 2007 | 4 years fee payment window open |
Jan 13 2008 | 6 months grace period start (w surcharge) |
Jul 13 2008 | patent expiry (for year 4) |
Jul 13 2010 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jul 13 2011 | 8 years fee payment window open |
Jan 13 2012 | 6 months grace period start (w surcharge) |
Jul 13 2012 | patent expiry (for year 8) |
Jul 13 2014 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jul 13 2015 | 12 years fee payment window open |
Jan 13 2016 | 6 months grace period start (w surcharge) |
Jul 13 2016 | patent expiry (for year 12) |
Jul 13 2018 | 2 years to revive unintentionally abandoned end. (for year 12) |