A trench mosfet transistor device and method of making the same are provided. The trench mosfet transistor device comprises: (a) a drain region of first conductivity type; (b) a body region of a second conductivity type provided over the drain region, such that the drain region and the body region form a first junction; (c) a source region of the first conductivity type provided over the body region, such that the source region and the body region form a second junction; (d) source metal disposed on an upper surface of the source region; (e) a trench extending through the source region, through the body region and into the drain region; and (f) a gate region comprising (i) an insulating layer, which lines at least a portion of the trench and (ii) a conductive region, which is disposed within the trench adjacent the insulating layer. The body region in this device is separated from the source metal. Moreover, the doping profile within the body region and within at least a portion of the source and drain regions, when taken along a line normal to upper and lower surfaces of the device, is such that the doping profile on one side of a centerplane of the body region is symmetric with the doping profile on an opposite side of the centerplane.
|
1. A trench mosfet transistor device comprising:
a drain region of a first conductivity type; a body region of a second conductivity type provided over said drain region, said drain region and said body region forming a first junction; a source region of said first conductivity type provided over said body region, said source region and said body region forming a second junction; source metal disposed on an upper surface of said source region; a trench extending through said source region, through said body region and into said drain region; and a gate region comprising an insulating layer lining at least a portion of said trench and a conductive region within said trench adjacent said insulating layer, wherein (a) said body region is separated from said source metal, and (b) a doping profile along a line normal to upper and lower surfaces of said device is such that, (i) the doping profile is non-uniform within the body region, (ii) within said body region and within at least a portion of said source and drain regions, the doping profile on one side of a centerplane of the body region is substantially symmetric with the doping profile on an opposite side of the centerplane, and (iii) the doping profile comprises a substantially peaked central region.
15. A trench mosfet transistor device comprising:
a silicon drain region of n-type conductivity; a silicon body region of p-type conductivity provided over said drain region, said drain region and said body region forming a first junction; a silicon source region of n-type conductivity provided over said body region, said source region and said body region forming a second junction; source metal disposed on an upper surface of said source region; a trench extending through said source region, through said body region and into said drain region; and a gate region comprising a silicon dioxide layer lining at least a portion of said trench and a doped polycrystalline silicon region within said trench adjacent said silicon dioxide layer, wherein (a) said body region is separated from said source metal by said source region, (b) said source and drain regions comprise the same doping material, (c) said source and drain regions have peak net doping concentrations that are greater than a peak net doping concentration of said body region, and (d) a doping profile along a line normal to upper and lower surfaces of said device is such that, (i) the doping profile is non-uniform within the body region, (ii) within said body region and within at least a portion of said source and drain regions, the doping profile on one side of a centerplane of the body region is substantially symmetric with the doping profile on an opposite side of said centerplane, and (iii) the doping profile comprises a substantially peaked central region.
2. The trench mosfet transistor device of
3. The trench mosfet transistor device of
4. The trench mosfet transistor device of
5. The trench mosfet transistor device of
6. The trench mosfet transistor device of
7. The trench mosfet transistor device of
8. The trench mosfet transistor device of
9. The trench mosfet transistor device of
10. The trench mosfet transistor device of
11. The trench mosfet transistor device of
12. The trench mosfet transistor device of
13. The trench mosfet transistor device of
14. The trench mosfet transistor device of
16. The trench mosfet transistor device of
17. The trench mosfet transistor device of
18. The trench mosfet transistor device of
|
The present invention relates to trench MOSFET devices, and more particularly to trench MOSFET devices having symmetric current-voltage characteristics.
MOSFET (metal oxide semiconductor field effect transistor) technology advances have led to the development of a variety of transistor structures.
A conventional MOSFET structure is shown in FIG. 1A. This structure contains a P-type body region 102 with P+ contact region 103, a source region 104, a drain region 106 and a gate region, which consists of a doped polycrystalline silicon (polysilicon) conductive region 108 and a gate dielectric layer 109. An insulating layer 110 is provided over the conductive region 108. The electrical symbol of this structure is shown in FIG. 1B. This transistor has four terminals and has symmetric current versus voltage characteristics when the source and drain contacts are interchanged.
Another version of a MOSFET, known as a silicon-on-insulator ("SOI") MOSFET, is illustrated in FIG. 2A. This transistor has a similar structure to that of
The electrical characteristics of the above conventional MOSFET and SOI MOSFET, however, differ in one significant fashion. The drain-to-source breakdown voltage of the conventional MOSFET will be affected by the voltage on its body region. When the body region is electrically shorted to the source region, the drain-to-source breakdown voltage, or BVDSS, of the conventional MOSFET is equal to the collector-to-base breakdown voltage, BVCBO, of the bipolar transistor that is intrinsic to the device. When the body region is not electrically connected at all (i.e., it is allowed to "float"), the BVDSS of the conventional MOSFET is equal to the collector-to-emitter breakdown voltage, BVCEO, of the intrinsic bipolar transistor. The BVCEO of a conventional MOSFET is related to its BVCBO by the following equation (taken from Grove, Andrew S., Physics and Technology of Semiconductor Devices, John Wiley & Sons, 1967, p. 233):
Where η is a number with a value in the range of 4 for an npn transistor and β is the current gain of the transistor.
This equation indicates that a conventional MOSFET transistor with its body electrically floating has a lower breakdown voltage than the corresponding transistor with its body shorted to its source. Similarly, an SOI MOSFET, with its floating body region, has a lower breakdown voltage than it would have if its body were connected to its source. See, S. Cristoloveanu, "SOI, a Metamorphosis of Silicon", IEEE Circuits & Devices, Jan. 1999, pp. 26-32.
A double-diffused MOSFET, also known as a DMOS transistor, is another popular transistor structure.
A variation of the vertical DMOS transistor of
DMOS transistors are used for high current and/or high voltage applications, because the DMOS structure provides at least the following advantages when compared to, for example, the conventional MOS structure of FIG. 1A:
(1) The channel length is set by the difference in the dopant profiles, which are formed by the sequential diffusion of the body and source regions from the same edge (i.e., from the upper surface). As a result, the channel length (L) can be quite short, resulting in a relatively high value of W/L per unit of surface area, where W is the amount of source perimeter. A high W/L value per unit of surface area is indicative of a high-current density device.
(2) The body-to-drain depletion region spreads in the direction of the drain, rather than into the channel region, resulting in higher breakdown voltages.
The current-versus-voltage curves of the vertical DMOS transistor of FIG. 3A and of the trench DMOS transistor of
The present invention addresses the above and other challenges in the prior art by providing a trench MOSFET transistor with symmetric current-voltage characteristics.
According to an embodiment of the invention, a trench MOSFET transistor device is provided which comprises: (a) a drain region of first conductivity type; (b) a body region of a second conductivity type provided over the drain region, such that the drain region and the body region form a first junction; (c) a source region of the first conductivity type provided over the body region, such that the source region and the body region form a second junction; (d) source metal disposed on an upper surface of the source region; (e) a trench extending through the source region, through the body region and into the drain region; and (f) a gate region comprising: (i) an insulating layer, which lines at least a portion of the trench and (ii) a conductive region, which is disposed within the trench adjacent the insulating layer. The body region in this device is separated from the source metal. Moreover, the doping profile within the body region and within at least a portion of the source and drain regions, when taken along a line normal to upper and lower surfaces of the device, is such that the doping profile on one side of a centerplane of the body region is symmetric with the doping profile on an opposite side of the centerplane.
According to another embodiment of the invention, a trench MOSFET transistor device is provided, which comprises: (a) a silicon drain region of N-type conductivity; (b) a silicon body region of P-type conductivity provided over the drain region, wherein the drain region and the body region form a first junction; (c) a silicon source region of N-type conductivity provided over the body region, wherein the source region and the body region form a second junction; (d) source metal disposed on an upper surface of the source region; (e) a trench extending through the source region, through the body region and into the drain region; and (f) a gate region comprising: (i) a silicon dioxide layer lining at least a portion of the trench and (ii) a doped polycrystalline silicon region disposed within the trench adjacent the silicon dioxide layer. Within this device: (a) the body region is separated from the source metal by the source region, (b) the source and drain regions comprise the same doping material, (c) the source and drain regions have peak net doping concentrations that are greater than a peak net doping concentration of the body region, and (d) the doping profile taken along a line normal to upper and lower surfaces of the device is such that, within the body region and within at least a portion of the source and drain regions, the doping profile on one side of a centerplane of the body region is symmetric with the doping profile on an opposite side of the centerplane.
According to another embodiment of the invention, a method of forming a trench MOSFET transistor device is provided which comprises: (a) providing a drain region of first conductivity type; (b) providing a body region of a second conductivity type over the drain region, the drain region and the body region forming a first junction; (c) providing a source region of the first conductivity type over the body region, the source region and the body region forming a second junction; (d) forming a trench that extends through the source region, through the body region and into the drain region; (e) forming an insulating layer over at least a portion of the trench; (f) providing a conductive region within the trench adjacent the insulating layer; and (g) providing source metal on an upper surface of the source region. This method is performed such that (i) the body region is separated from the source metal, and (ii) a doping profile along a line normal to upper and lower surfaces of the device is established in which, within the body region and within at least a portion of the source and drain regions, the doping profile on one side of a centerplane of the body region is symmetric with the doping profile on an opposite side of the centerplane.
In some embodiments, for example, the body region and the source region are formed prior to trench formation. In others, the body region is formed before trench formation and the source region is formed after trench formation. Various embodiments are available for forming the drain, body and source regions.
One advantage of the present invention is that a single MOSFET transistor with symmetric current-voltage characteristics is produced. This design requires significantly less surface area than a design based on two MOSET transistors in series.
The above and other embodiments and advantages of the present invention will become immediately apparent to those of ordinary skill in the art upon review of the following.
The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the present invention are shown. This invention may, however, be embodied in different forms and should not be construed as limited to the embodiments set forth herein.
In accordance with an embodiment of the present invention, symmetric current-voltage performance can be obtained using a trench MOSFET transistor like that illustrated in FIG. 6A. In the trench MOSFET shown, the bottom layer is an N+ drain region 606. The drain region 606 is this example is a semiconductor substrate wafer, but the N+ drain region 606 can be also be formed in an epitaxial layer that is formed over a substrate wafer, if desired. The wafer in this example is silicon. However, the designs of the present invention can be used in connection with other semiconductors, including other elemental semiconductors, such as Ge, and compound semiconductors, such as Si Ge and III-V semiconductors (e.g., GaAs). The wafer in this example has a thickness ranging, for example, from 10 mils to 40 mils and a net doping concentration ranging, for example, from 1018 to 1021 cm-1.
Over the N+ drain region 606 are P-body regions 602. In the example shown, these P-body regions have an associated upper p-n junction that is 0.1 to 3.0 microns from the upper semiconductor surface and a lower p-n junction that is 0.5 to 6.0 microns from the upper surface. The doping concentrations within the P-body regions 602 preferably range from 1014 to 1016 cm-3. In this structure, the P-body regions 602 are electrically floating, which reduces the drain-to-source breakdown voltage, BVDSS, of the device from the collector-to-base breakdown voltage, BVCBO, of the bipolar transistor that is intrinsic to the device to the collector-to-emitter breakdown voltage, BVCEO, of the intrinsic bipolar transistor. This reduction in breakdown, or sustaining, voltage is offset, however, by the symmetrical current-voltage characteristics that can be achieved with such a device.
N+ source regions 604 are provided at the semiconductor surface and extend, for example, to a depth of 0.1 to 3.0 microns into the semiconductor. These regions preferably have net doping concentrations ranging, for example, from 1018 to 1021 cm-3.
The device of
Within the trenches are provided conductive regions 608, which can be, for example, doped polycrystalline silicon. Alongside and below the conductive regions 608 are gate dielectric regions 609 (e.g., silicon oxynitride or silicon dioxide regions, preferably in a thickness of 20 to 1000 Angstroms), which are disposed between the conductive regions 608 and the semiconductor (i.e., between the conductive regions 608 and the P-body regions 602, drain region 606, and N+ source regions 604). Above the conductive regions 608 (and disposed between the conductive region 608 and source metal 610s) are insulating regions 614, which are formed, for example, from silicon dioxide or BPSG (borophosphosilicate glass).
Source metal 610s, which is typically formed of a metal such as aluminum, is in electrical contact with all of the source regions 604. Separate gate metal (not shown) is typically connected to a gate runner portion of the conductive region 608 located outside of the active region of the device. Drain metal (not shown) is also typically provided adjacent the N+ drain region 606.
The electrical symbol for the device illustrated in
To obtain optimum device performance, the net doping concentration profile of the device of
A number of methods are available by which such a symmetrical dopant profile can be achieved, including the following:
a) According to one embodiment, an N-type epitaxial layer can be grown on an N+ substrate to produce the doping profile illustrated in
b) According to another embodiment, P-type body dopant is introduced into the epitaxial layer both from the drain side and from the source side. As an example, P-type body dopant is implanted into an N+ substrate by ion implantation. Subsequently, an N-type epitaxial layer is grown over the ion-implanted substrate to produce the doping profile of FIG. 9A. Source dopant ion implantation and body dopant ion implantation steps are then performed. As above, the source dopant may be introduced before the body dopant or vice versa. Diffusion at elevated temperature results in a doping profile like that illustrated in FIG. 9B.
c) According to another embodiment, the body dopant profile is optimized by removing boron from the wafer surface using an optimized oxidation step, which follows a body-doping step but precedes a source-doping step. For example, an epitaxial layer is grown upon an N+ substrate. Boron (a P-type dopant) is implanted into the epitaxial layer, whereupon the boron is subjected to a drive-in step by heating at elevated temperature. An oxide layer is then grown on the epitaxial layer surface concurrently with the boron drive-in. Since boron is depleted from the surface of a doped region during oxidation (see, e.g., Grove, Andrew S., Physics and Technology of Semiconductor Devices, John Wiley & Sons, 1967, pp. 69-77), this process optimizes the boron profile prior to source introduction. The results of this procedure are illustrated in FIG. 10A. Subsequently, an N-type dopant can be implanted, followed by diffusion at elevated temperature, to produce the profile illustrated in FIG. 10B.
d) In another embodiment, the P-body dopant can be epitaxially introduced, followed by source implantation and diffusion. For example, a P-type epitaxial layer is first deposited upon an N+ substrate, producing a doping profile like that illustrated in FIG. 11A. An N-type dopant is subsequently implanted, followed by diffusion at elevated temperature, to produce the profile illustrated in FIG. 1B.
As previously noted, a major tradeoff in providing a floating body within the trench MOSFETs of the present invention, which allows current-voltage symmetry to be achieved, is a reduction in the drain-to-source breakdown voltage, or BVDSS, of the device. The BVDSS can be increased, however, by decreasing the current gain or β of the intrinsic bipolar transistor. Techniques that can be used to decrease the gain of this bipolar transistor include the following:
(1) The dopant concentration in the base region can be increased. Because the maximum net p-type dopant concentration in the body region is one of the parameters that determine the threshold voltage of the MOSFET, there is minimal design flexibility in this parameter. Nonetheless, positive fixed charge can be introduced into the gate dielectric to counteract the threshold voltage increase caused by the higher body doping.
(2) A material that forms a Schottky barrier diode with the P-type body region may be used as a source of electrons, rather than the N+ diffused source regions as disclosed above. "Schottky source" MOSFETs have been discussed in the literature. This technique, however, would make it difficult or impossible to achieve doping symmetry like that shown in FIG. 7.
(3) The carrier lifetime in the base region can be decreased. This technique can be implemented by increasing the number of generation-recombination centers in the base region. The use of dopants (e.g., gold or platinum) and the use of radiation (e.g., electron or neutron irradiation) are well known techniques for reducing carrier lifetime by introducing generation-recombination centers. The increase in generation-recombination centers also increases the leakage current under high voltage conditions, but this increase in leakage current is offset by the increase in the breakdown voltage of the MOSFET.
A process sequence that can be used to produce the trench MOSFET device depicted in cross-section in
Referring to
The surface of the structure is then covered, and the trenches are filled, with a polycrystalline silicon layer 608, preferably using CVD. The polycrystalline silicon is typically doped N-type to reduce its resistivity. N-type doping can be carried out, for example, during CVD with phosphine gas, by thermal pre-deposition using phosphorous oxychloride, or by implantation with arsenic or phosphorous. The resulting structure is illustrated in
After appropriate masking outside of the active region to preserve polycrystalline silicon for gate contact, the polycrystalline silicon layer is then etched, for example, by plasma or reactive ion etching, forming distinct polycrystalline silicon regions 608, which are connected in trenches out of the plane of the particular cross-section illustrated.
The mask is then removed, and surfaces of the polycrystalline silicon regions 608 are oxidized, for example by thermal oxidation, producing oxide regions 614. The resulting structure is shown in FIG. 12C.
The exposed silicon nitride 612 is then etched, for example, by wet etching using phosphoric acid. A contact mask is then applied, leaving a portion of the region 614 exposed outside the active region. The structure is then etched, for example, by plasma or wet etching. This step exposes a portion of the polycrystalline silicon outside the active region. The mask is then removed and the structure is etched, for example, by plasma or wet etching to remove regions 611 where uncovered, exposing source regions 604.
A metal deposition step and a masking operation are then performed, producing source metal 610s and gate metal 610g. A passivation layer, for example, a sandwich of CVD oxide and plasma nitride, is then provided, masked and etched, for example by plasma etching to produce passivation regions 615. The passivation mask is removed, resulting in the structure of FIG. 12D.
Myriad variations are possible. For example, although an N-type epitaxial layer is deposited in the above sequence, a P-type layer could also be deposited without compromising the performance of the device. Moreover, the body and source dopants are introduced using method "a" above, but other methods can be used. Furthermore, the process sequence of
Referring to
A trench mask is then formed, and trenches are etched in the silicon, for example by a plasma or reactive ion etching step. A sacrificial oxide layer is then grown within the trench and removed as is known in the art. An oxide layer 609, which is typically 20 to 1000 Angstroms thick, is then grown within the trench, for example, by thermal oxidation.
The trenches are next filled with a polycrystalline silicon layer 608. The resulting structure is shown in FIG. 13B.
After appropriate masking outside the active region to preserve polycrystalline silicon for gate contact, the polycrystalline silicon layer is then etched, for example, by reactive ion etching, forming distinct polycrystalline silicon regions 608. The mask is then removed and surfaces of the polycrystalline silicon regions 608 are oxidized, for example by thermal oxidation, producing oxide regions 614. The resulting structure is illustrated in FIG. 13C.
A contact mask is then applied, leaving a portion of the oxide-covered polycrystalline silicon exposed outside the active region. The structure is then etched, for example, by plasma or wet etching. This step exposes a portion of the polycrystalline silicon outside the active region where electrical contact to the gate polysilicon 608 is to be made. The mask is then removed. The oxide covering the sources regions 604 is then removed using a blanket plasma or wet etch. A metal deposition step is next performed, and the metal is masked and etched, producing source metal 610s and gate metal 610g. The additional mask is removed. A passivation layer, for example, a sandwich of CVD oxide and plasma nitride, is then provided, masked and etched, for example by plasma etching to produce passivation regions 615. The mask is removed, resulting in the structure of FIG. 13D.
Although various embodiments are specifically illustrated and described herein, it will be appreciated that modifications and variations of the present invention are covered by the above teachings and are within the purview of the appended claims without departing from the spirit and intended scope of the invention. As one specific example, the method of the present invention may be used to form a structure in which the conductivities of the various semiconductor regions are reversed from those described herein.
Hshieh, Fwu-Iuan, Blanchard, Richard A., So, Koon Chong
Patent | Priority | Assignee | Title |
10157769, | Mar 02 2010 | Micron Technology, Inc. | Semiconductor devices including a diode structure over a conductive strap and methods of forming such semiconductor devices |
10325926, | Mar 02 2010 | Micron Technology, Inc. | Semiconductor-metal-on-insulator structures, methods of forming such structures, and semiconductor devices including such structures |
10373956, | Mar 01 2011 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Gated bipolar junction transistors, memory arrays, and methods of forming gated bipolar junction transistors |
10510869, | May 06 2016 | Amplexia, LLC | Devices and methods for a power transistor having a Schottky or Schottky-like contact |
10886273, | Mar 01 2011 | Micron Technology, Inc. | Gated bipolar junction transistors, memory arrays, and methods of forming gated bipolar junction transistors |
10892362, | Nov 06 2019 | Amplexia, LLC | Devices for LDMOS and other MOS transistors with hybrid contact |
11228174, | May 30 2019 | Amplexia, LLC | Source and drain enabled conduction triggers and immunity tolerance for integrated circuits |
11322611, | Nov 06 2019 | Amplexia, LLC | Methods for LDMOS and other MOS transistors with hybrid contact |
11522053, | Dec 04 2020 | Amplexia, LLC | LDMOS with self-aligned body and hybrid source |
11646371, | Nov 06 2019 | Amplexia, LLC; X-FAB GLOBAL SERVICES GMBH | MOSFET transistors with hybrid contact |
11658481, | May 30 2019 | Amplexia, LLC | Source and drain enabled conduction triggers and immunity tolerance for integrated circuits |
12113106, | Dec 04 2020 | Amplexia, LLC; X-FAB GLOBAL SERVICES GMBH | LDMOS with self-aligned body and hybrid source |
7282406, | Mar 06 2006 | DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT | Method of forming an MOS transistor and structure therefor |
7297603, | Mar 31 2005 | DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT | Bi-directional transistor and method therefor |
7319347, | Jan 26 2004 | Samsung Electronics Co., Ltd. | Bidirectional high voltage switching device and energy recovery circuit having the same |
7537970, | Mar 06 2006 | DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT | Bi-directional transistor with by-pass path and method therefor |
7714381, | Apr 01 2005 | DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT | Method of forming an integrated power device and structure |
7910409, | Mar 06 2006 | DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT | Bi-directional transistor with by-pass path and method therefor |
8101969, | Mar 06 2006 | DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT | Bi-directional transistor with by-pass path and method therefor |
8183647, | Dec 12 2002 | Tadahiro, Omi; Sharp Kabushiki Kaisha | Semiconductor device and manufacturing method for silicon oxynitride film |
8207035, | Apr 01 2005 | DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT | Method of forming an integrated power device and structure |
8530284, | Mar 06 2006 | DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT | Method of forming a bi-directional transistor with by-pass path |
8748262, | Apr 01 2005 | DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT | Method of forming an integrated power device and structure |
9947787, | May 06 2016 | Amplexia, LLC | Devices and methods for a power transistor having a schottky or schottky-like contact |
RE45702, | Dec 12 2002 | Tadahiro, Omi; Sharp Kabushiki Kaisha | Semiconductor device and manufacturing method for silicon oxynitride film |
Patent | Priority | Assignee | Title |
4116720, | Dec 27 1977 | SAMSUNG ELECTRONICS CO , LTD | Method of making a V-MOS field effect transistor for a dynamic memory cell having improved capacitance |
4219835, | Feb 17 1978 | Siliconix, Inc. | VMOS Mesa structure and manufacturing process |
4250519, | Aug 31 1978 | Fujitsu Limited | Semiconductor devices having VMOS transistors and VMOS dynamic memory cells |
4961100, | Jun 20 1988 | General Electric Company | Bidirectional field effect semiconductor device and circuit |
5021845, | Aug 30 1985 | Texas Instruments Incorporated | Semiconductor device and process fabrication thereof |
5025293, | Jan 25 1989 | FUJI ELECTRIC CO , LTD | Conductivity modulation type MOSFET |
5430315, | Jul 22 1993 | Bi-directional power trench MOS field effect transistor having low on-state resistance and low leakage current | |
5877538, | Jun 02 1995 | Silixonix incorporated | Bidirectional trench gated power MOSFET with submerged body bus extending underneath gate trench |
5998834, | May 22 1996 | Siliconix Incorporated | Long channel trench-gated power MOSFET having fully depleted body region |
6084264, | Nov 25 1998 | Siliconix Incorporated | Trench MOSFET having improved breakdown and on-resistance characteristics |
6096608, | Jun 30 1997 | Siliconix Incorporated | Bidirectional trench gated power mosfet with submerged body bus extending underneath gate trench |
6569738, | Jul 03 2001 | SILICONIX, INC | Process for manufacturing trench gated MOSFET having drain/drift region |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jun 08 2001 | HSHIEH, FWU-IUAN | GENERAL SEMICONDUCTOR, INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 011914 | /0658 | |
Jun 08 2001 | SO, KOON CHONG | GENERAL SEMICONDUCTOR, INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 011914 | /0658 | |
Jun 12 2001 | BLANCHARD, RICHARD A | GENERAL SEMICONDUCTOR, INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 011914 | /0658 | |
Jun 14 2001 | General Semiconductor, Inc. | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Oct 22 2007 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Jan 12 2012 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Mar 25 2016 | REM: Maintenance Fee Reminder Mailed. |
Jul 27 2016 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Jul 27 2016 | M1556: 11.5 yr surcharge- late pmt w/in 6 mo, Large Entity. |
Date | Maintenance Schedule |
Aug 17 2007 | 4 years fee payment window open |
Feb 17 2008 | 6 months grace period start (w surcharge) |
Aug 17 2008 | patent expiry (for year 4) |
Aug 17 2010 | 2 years to revive unintentionally abandoned end. (for year 4) |
Aug 17 2011 | 8 years fee payment window open |
Feb 17 2012 | 6 months grace period start (w surcharge) |
Aug 17 2012 | patent expiry (for year 8) |
Aug 17 2014 | 2 years to revive unintentionally abandoned end. (for year 8) |
Aug 17 2015 | 12 years fee payment window open |
Feb 17 2016 | 6 months grace period start (w surcharge) |
Aug 17 2016 | patent expiry (for year 12) |
Aug 17 2018 | 2 years to revive unintentionally abandoned end. (for year 12) |