A semiconductor laser structure includes a substrate and an active region having at least one active laser layer. The active region is included in a ridge protruding from an exposed surface of the substrate. The ridge extends in the direction of the laser cavity and includes at least two opposed and electrically connected lateral extensions defining respective metal bonding pads distributed along the length of the laser cavity.
|
1. A semiconductor laser structure comprising a substrate having an exposed surface and an active region having at least one active laser layer, said active region being included in a ridge protruding from said exposed surface of said substrate, said active region protruding from said exposed surface of said substrate, said ridge including a link and first and second lateral extensions, the link connecting said first and second lateral extensions, said ridge being asymmetrical with respect to the link, wherein the asymmetry is in planes parallel to the substrate, each of said extensions having an electrically conducting layer above the active laser layer.
2. The semiconductor laser of
3. The semiconductor laser of
4. The semiconductor laser of
5. The semiconductor laser of
6. The semiconductor laser of
7. A process of manufacturing the semiconductor laser structure of
growing a plurality of layers defining the active region comprising the at least one active laser layer over the substrate, and selectively removing at least part of the layers grown on said substrate to produce the exposed surface of said substrate as well as the ridge including said active region, whereby said active region is included in the ridge protruding from the exposed surface of said substrate.
8. The laser structure of
9. The laser structure of
10. The laser structure of
11. The laser structure of
12. The laser structure of
13. The laser structure of
14. The laser structure of
15. The laser structure of
16. The laser structure of
17. The laser structure of
18. The laser structure of
19. The laser structure of
|
The present invention refers to semiconductor lasers and, more specifically, to semiconductor laser structures including a substrate and an active laser layer, and to a method of making same.
Exemplary of a prior art semiconductor laser including a substrate and an active laser layer, is the arrangement shown in
Specifically,
The structure described in the foregoing is conventional in the art and may be resorted to for manufacturing, i.e., SIBH-DFB (Distributed Feed Back) lasers operating e.g. in the 1.3 micrometer wavelength range.
High speed systems such as 10 Gbit/s Ethernet systems require uncooled laser sources capable of high temperature operation (above 80-90°C C.) as well as fast direct modulation behaviour. To achieve this, laser structures with low leakage currents together with low parasitics are strongly required.
Recently, devices with operating ranges extending above 100°C C. have been demonstrated by using multi-junction blocking layers.
The main disadvantage of these structures is related to their intrinsic high parasitic capacitance (hundreds of picofarads).
To reduce parasitic capacitance, fairly complicated structures including dielectric layers together with reduced contact area and narrow trenches (few microns away from the active stripe) are practically mandatory. Nevertheless, the minimum capacitance which may be achieved by resorting to these structures is in the range of 3 to 5 pF, which is still too high for the usual driver requirements.
Semi-insulating blocking layers (usually InP:Fe) are another possible solution, leading to a notable reduction of parasitics (capacitance values smaller than 1 pF have been demonstrated) and leakage currents at room temperature. A disadvantage of these prior art structures is leakage currents at high temperatures, due to the significant reduction in resistivity of the material with temperature; this may be about two orders of magnitude between 20 and 100°C C.
Also, from U.S. Pat. No. 5,825,047 an optical semiconductor device is known comprising a stripe-mesa structure provided on a semi-insulating substrate. The stripe-mesa structure comprises an undoped light absorption layer sandwiched by cladding layers and by burying layers on both sides. This structure aims at reducing device capacitance to provide wide bandwidth and ultra-high operation properties.
The need therefore exists for laser structures which are not unduly complicated and still offer the possibility of reducing both the leakage current and the parasitic capacitance, together with enhanced flexibility from the electrical point of view (e.g. number of bonding pads, directional bonding, uniform high speed injection over the active stripe).
An object of the present invention is to satisfy such a need.
According to one aspect of the present invention, such an object is achieved with a laser structure having an active region with at least one active layer, wherein the active region is in a ridge protruding from an exposed surface of a substrate carrying the region.
Another aspect of the invention relates to making such a laser structure by growing plural layers forming the active region including the at least one active layer over the substrate, and selectively removing at least part of the layers grown on the substrate to produce an exposed face and a ridge that protrudes from the exposed surface of said substrate, whereby said active region is included in the ridge.
As a result of the invention, leakage current is reduced by etching the laser structure to form the ridge that closely surrounds (about 10 micrometers away) the active region, thus reducing currents flowing in a lateral confinement layer. These currents are caused by recombination of carriers in the Fe-doped layer and by defects intrinsic to the technological process.
The reduced lateral area of the device thus obtained also leads to a reduction of parasitic capacitance, typically from 6 pF to less than 2 pF (as required by a typical IC driver), while providing bonding pads large enough for accommodating two 50 micrometers tape or wire bonding arrangements.
In the presently preferred embodiment of the invention, two bonding pads are longitudinally distributed or staggered along the ridge formation i.e. the active region or cavity of the laser device. Consequently, the laser structure is suitable for very high speed applications (in the 40 Gbit/s range), where modulation transit time plays a significant role.
Also, in the presently preferred embodiment of the invention, two possibilities are offered for wire bonding directions, resulting in maximum flexibility in module design. This aspect is significant for high speed applications, where the IC driver and the laser should be designed jointly to minimise parasitic inductance and capacitance in order to permit microwave operation of the module.
The invention will now be described, by way of example only, with reference to the annexed drawings, where:
In
Specifically,
Specifically, in
A contact window in the InGaAs layer is defined as shown in
The p metal pattern is defined by conventional photolithography using a positive photoresist. The metals can be finally defined as shown in
Finally, as shown in
The final result thus obtained essentially leads to the active MQW layers of the laser structure being included in a ridge formation 12 protruding from a front, exposed (upper) surface 1a of substrate 1.
The structure thus obtained is essentially parallel to the standard mesa structure of an SIBH laser, having been included in an outer mesa structure, thus leading to a sort of a general "mesa-in-the-mesa" structure.
Typical values of the "width" (designated A in
In the arrangement shown, all the parasitic and current leakage phenomena related to the lateral confinement layers of the basic mesa structure of the laser device are drastically reduced as these layers are practically eliminated.
Preferably, ridge structure 12 is shaped in plan view so metallization layer 11 forms metal bonding area 13 including at least one and preferably two bonding pads 14 and 15. A portion of metal bonding area 13, referred to as link 16, extends sidewise of ridge structure 12 to join pads 14 and 15. Area 13 is preferably arranged to have a general "double-L" configuration as illustrated, but can also have an "S-shape" or "asymmetrical-butterfly" shape. Opposed bonding areas, such as pads 14 and 15, are distributed or staggered along the top of the laser structure, but do not contact semi-insulating layer 2 or substrate 1.
The presence of two bonding areas, such as pads 14 and 15, distributed along the active laser stripe is beneficial in reducing modulation transit time. The structure of
The asymmetric pad configuration shown in
The preferred embodiment shown in the drawings provides an excellent compromise in terms of the number of pads and the need to keep parasitic capacitance as low as possible depending on the IC characteristics.
The length of link 16 (designated L in
The dimension L can however be optimised according to the laser cavity length. To optimize the microwave paths, the dimension L is preferably selected as L=C/2-W, where W denotes the lateral dimension (i.e. the length) of each of pads 14 and 15 (see FIG. 7). For a laser cavity in the 300 micrometer range and square pads 14 and 15, each with sides of about 80 micrometers, a preferred value of the distance L is about 70 micrometers which allows a uniform distribution of the microwave field.
Fang, Ruiyu, Paoletti, Roberto
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
4516243, | Oct 29 1981 | Kokusai Denshin Denwa Kabushiki Kaisha | Distributed feedback semiconductor laser |
4675074, | Jul 31 1984 | Matsushita Electric Industrial Co., Ltd. | Method of manufacturing semiconductor device |
4731790, | Mar 16 1984 | Hitachi, LTD | Semiconductor laser chip having a layer structure to reduce the probability of an ungrown region |
4792959, | Feb 10 1986 | Siemens Aktiengesellschaft | Laser diode |
4813050, | May 31 1986 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor laser device |
4924476, | Dec 04 1987 | Cornell Research Foundation, Inc | Traveling wave semi-conductor laser |
5313484, | Jun 13 1991 | Fujitsu Limited | Quantum box or quantum wire semiconductor structure and methods of producing same |
5321716, | Dec 17 1991 | Kabushiki Kaisha Toshiba | Distributed Feedback semiconductor laser with controlled phase shift |
5570385, | Nov 07 1991 | Goldstar Co., Ltd. | Semiconductor laser and method for manufacturing the same |
5574289, | Feb 28 1992 | Hitachi, LTD | Semiconductor optical integrated device and light receiver using said device |
5665985, | Dec 28 1993 | Ricoh Company, Ltd. | Light-emitting diode of edge-emitting type, light-receiving device of lateral-surface-receiving type, and arrayed light source |
5825047, | Dec 27 1989 | NEC Corporation | Optical semiconductor device |
5972730, | Sep 26 1996 | Kabushiki Kaisha Toshiba | Nitride based compound semiconductor light emitting device and method for producing the same |
6052397, | Dec 05 1997 | JDS Uniphase Corporation | Laser diode device having a substantially circular light output beam and a method of forming a tapered section in a semiconductor device to provide for a reproducible mode profile of the output beam |
6058125, | Jan 27 1996 | NORTEL NETWORKS UK LIMITED | Semiconductor lasers |
6134368, | Aug 30 1996 | NEC Electronics Corporation | Optical semiconductor device with a current blocking structure and method for making the same |
6205163, | Aug 18 1997 | NEC Corporation | Single-transverse-mode 1×N multi-mode interferometer type semiconductor laser device |
6337223, | Jul 14 1998 | LG Electronics Inc. | Semiconductor optical device and method for fabricating the same |
6358316, | Sep 10 1992 | Mitsubishi Denki Kabushiki Kaisha | Method for producing semiconductor device, method for producing semiconductor laser device, and method for producing quantum wire structure |
6469313, | Jul 14 1998 | LG Electronics Inc. | Semiconductor optical device and method for fabricating the same |
6541297, | Apr 28 1998 | Sharp Kabushiki Kaisha | Method for fabricating semiconductor device and semiconductor device |
20010036681, | |||
20020018503, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jul 29 2002 | Agilent Technologies, Inc. | (assignment on the face of the patent) | / | |||
Sep 10 2002 | AGILENT TECHNOLOGIES UK LIMITED | Agilent Technologies, Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 013351 | /0086 | |
Dec 01 2005 | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD | AVAGO TECHNOLOGIES FIBER IP SINGAPORE PTE LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 017675 | /0294 | |
Dec 01 2005 | Agilent Technologies, Inc | AVAGO TECHNOLOGIES GENERAL IP PTE LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 017207 | /0020 | |
Dec 01 2005 | Agilent Technologies, Inc | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD | CORRECTIVE ASSIGNMENT TO CORRECT THE NAME OF THE ASSIGNEE PREVIOUSLY RECORDED ON REEL 017207 FRAME 0020 ASSIGNOR S HEREBY CONFIRMS THE ASSIGNMENT | 038633 | /0001 | |
Oct 30 2012 | AVAGO TECHNOLOGIES FIBER IP SINGAPORE PTE LTD | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD | MERGER SEE DOCUMENT FOR DETAILS | 030369 | /0672 | |
May 06 2014 | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD | DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT | PATENT SECURITY AGREEMENT | 032851 | /0001 | |
Feb 01 2016 | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD | BANK OF AMERICA, N A , AS COLLATERAL AGENT | PATENT SECURITY AGREEMENT | 037808 | /0001 | |
Feb 01 2016 | DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD | TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS RELEASES RF 032851-0001 | 037689 | /0001 | |
Jan 19 2017 | BANK OF AMERICA, N A , AS COLLATERAL AGENT | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD | TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS | 041710 | /0001 | |
May 09 2018 | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD | AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED | MERGER SEE DOCUMENT FOR DETAILS | 047196 | /0097 | |
Sep 05 2018 | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD | AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED | CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 047196 FRAME: 0097 ASSIGNOR S HEREBY CONFIRMS THE MERGER | 048555 | /0510 | |
Aug 26 2020 | AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED | BROADCOM INTERNATIONAL PTE LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 053771 | /0901 |
Date | Maintenance Fee Events |
Feb 01 2008 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Jan 25 2012 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Jan 28 2016 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Aug 24 2007 | 4 years fee payment window open |
Feb 24 2008 | 6 months grace period start (w surcharge) |
Aug 24 2008 | patent expiry (for year 4) |
Aug 24 2010 | 2 years to revive unintentionally abandoned end. (for year 4) |
Aug 24 2011 | 8 years fee payment window open |
Feb 24 2012 | 6 months grace period start (w surcharge) |
Aug 24 2012 | patent expiry (for year 8) |
Aug 24 2014 | 2 years to revive unintentionally abandoned end. (for year 8) |
Aug 24 2015 | 12 years fee payment window open |
Feb 24 2016 | 6 months grace period start (w surcharge) |
Aug 24 2016 | patent expiry (for year 12) |
Aug 24 2018 | 2 years to revive unintentionally abandoned end. (for year 12) |