A method for producing small pitch z-axis electrical interconnections in layers of dielectric materials which are applied to printed wiring boards and diverse electronic packages. A method for parallel fabrication of intermediate structures which are subsequently jointed to form a final structure. In addition there is provided a z-interconnected electrical structure, employing dielectric materials such as resin coated copper, employable in the manufacture of diverse type of electronic packages, including printed wiring boards (PWBs), substrates, multi-chip modules and the like.
|
1. A method for producing small pitch z-axis interconnections in built-up layers of dielectric materials for electronic packages; comprising the steps of:
providing at least two superimposed layers of said dielectric materials; applying a protective layer comprising a copper foil to respectively each of the external surfaces of said superimposed dielectric material layers; partially curing said dielectric material layers so as to bond said dielectric layers to each other; removing said protective copper foil layers from the external surfaces of said dielectric material layers; applying further protective layers selected from the group of materials consisting of polyester and polyvinylidene fluoride, to the external surfaces of said partially cured dielectric material layers; forming at least one via in said superimposed dielectric material and in said further protective layers; and removing said further protective layers from the surfaces of said dielectric material layers to provide relaminatable surfaces on said dielectric material layers facilitating lamination to diverse substrates.
2. A method as claimed in
3. A method as claimed in
4. A method as claimed in
5. A method as claimed in
6. A method as claimed in
7. A method as claimed in
8. A method as claimed in
9. A method as claimed in
|
1. Field of the Invention
The present invention relates to a method for producing small pitch z-axis electrical interconnections in layers of dielectric materials which are applied to printed wiring boards and diverse electronic packages. Moreover, pursuant to the invention, there is provided a z-interconnected dielectric layer structure produced by the method as described herein, employing dielectric materials, such as resin coated copper, of the type supplied by Isola Laminates as "RCC" or a polymer coated copper such as supplied by Asahi, employable in the manufacture of diverse type of electronic packages, including printed wiring boards (PWBs), substrates, multi-chip modules and the like.
Currently, in the industry which is concerned with the manufacture of electronic packages, such as those including printed wiring boards, resin coated copper materials are employed in the processing of built-up dielectric layers which may provide for z-interconnections upon lamination and the provision of vias therein. Generally, the resin coated copper material is applied to the printed wiring board, thereafter fully cured, vias are then formed, plating is implemented as required and then circuitized, and is well known in the technology. However, the materials which are employed, such as the resin coated copper; in effect, a filled polyphenylene ether (PPE) coated copper, such as sold by Asahi as APPE, is subject to a deficiency which resides in that in its uncured state the material cannot be wet processed or, alternatively, is incapable of being fully cured and bonded.
2. Discussion of the Prior Art
Although various publications are currently disclosed in the technology, and which are intended to form generally small pitch z-interconnections, none of these are applicable to the present invention.
Cole, Jr. et al. U.S. Pat. No. 5,745,984 discloses a method for producing an electronic module which incorporates a high density interconnect structure employing a KAPTON® layer as a redistribution layer. This has nothing in common with the present invention and it does not employ a resin coated copper material (RCC) analogous to that provided herein in forming the small pitch z-interconnections.
Jiang, et al. U.S. Pat. No. 6,163,957 discloses a multi-layered substrate with high density interconnects and methods of making the same, wherein circuitized pads are employed for the interconnect area. In lieu of having through vias or blind vias, a via is drilled through a substrate to a pad on the other side thereof, terminating on a pad at a first surface of a first circuit layer. This is completely different from the present invention and has nothing in common therewith.
Haas et al. U.S. Pat. No. 6,245,696 B1 discloses a lasable bond-ply material which is employed in the construction of multi-layer wiring boards. The material is B-staged, and various embodiments as disclosed therein provide for a laser drilling of vias and filling thereof with a conductive ink, and then forming a laminated structure. Although, in general, this is somewhat similar to the present invention, unlike this publication the present invention disclosure employs a resin-coated copper (RCC), whereas in contrast therewith, the patent discloses a mixture of a micro-fiberglass and fibers forming a different prepreg material which is intended to be laminated. Consequently, both as to method and structure, the Haas et al. patent is completely different from the present invention as disclosed and claimed herein.
Finally, Ochi, et al. Patent Appln. Publication No. US 2002/0023777A1 employ a base member which is constituted of two materials, whereas contrastingly, the present invention utilizes a single material of greater simplicity and economical nature.
It is contemplated that for future products of this type which are employed in the manufacture of printed wiring boards, particularly for small pitch grid structures including z-interconnections, it may be necessary to provide dielectric materials without the glass fibers which are contained therein, as is currently usual in the technology. One dielectric material of that type is resin coated copper (RCC), such as is sold under the trademark Asahi PC-5103; in effect, a filled APPE (allylated polyphenylene ether) coated copper material. Moreover, it is also desirable to be able to laminate this resin coated copper material to substrates without the need of having to introduce additional layers for joining these layers together, such as sticker sheets or adhesives, in order to be able to maintain the produced electronic package in a thinnest possible condition and capable of precise layer and via registration.
In order to obviate or eliminate the limited time and drawbacks which are currently being encountered in this technology, there is provided a method and an arrangement for utilizing this material; in essence a resin coated copper, whereby the resin coated copper material is transferred to a base substrate which may be constituted of either a copper plane or thin multilayer panel, and processed in a lamination press under an essentially low pressure and temperature. This physical condition would thus be adequate to join the material to the base layer without advancing the cure stage of the material, and with the joint being adequate to facilitate the peeling of the copper carrier from the resin coated copper material without lifting of the material.
Pursuant to the inventive method it is also possible to peel the carrier from the resin coated copper layer after drilling, however, the small web remaining between any vias in the material could potentially tear and shred the copper carrier, rendering it difficult to fully remove the latter from the resin coated copper layer without damage.
Subsequent to peeling the copper carrier from the resin coated copper material, it is possible to apply a new protective surface carrier, comprising materials such as Mylar, polyester, or polyvinylidene fluoride, saran wrap or the like, by way of example, to the surface of the resin coated copper material so as to thereby provide a protective layer. This will enable the resin coated copper surface to be laser drilled to form vias at a lower energy inasmuch as it is not necessary to have to drill through copper. Moreover, this would offer protection from redeposited debris encountered as a result of drilling, while also potentially serving as a barrier surface during hole fill of the vias. This protective surface layer can then be peeled off, and a laminate structure formed by the underlying resin coated copper surface and substrates is capable of being produced in a separate parallel relationship and then laminated together as constituents of the printed wiring board (PWB).
Accordingly, it is an object of the present invention to provide a novel method for producing small pitch z-interconnections for printed wiring board structures, employing a resin coated copper material which is transferred onto a base carrier layer in a lamination press at a low pressure and temperature and facilitating the material being joined to the carrier layer without advancing the cure of the resin coated copper material, and enabling readily peeling the base carrier layer from the resin coated copper material.
Another object of the present invention resides in providing a method as described herein wherein the resin coated copper material is transferred to a base carrier, constituted of either of a copper plane or thin multilayer panel, adhered thereto in a lamination press under low temperature and pressure which enables peeling the carrier layer therefrom after drilling of vias, and facilitating the application of a new protective surface carrier to the resin coated copper material.
Yet another object of the present invention resides in the provision of an arrangement for forming small pitch z-axis interconnections for a printed wiring board utilizing a resin coated copper material which is transferred onto a base carrier in a lamination press under low pressure and temperature conditions on the absence of advancing the cure of the resin coated copper material.
A more specific object resides in the provision of an arrangement of the type described herein which enables the joining of the resin coated copper material to a base substrate, comprising either a copper plane or thin multi-layer panel without advancing the cure of the resin coated copper material and which is adapted to facilitate peeling the base substrate from the resin coated copper material without lifting the material.
Yet another object is to provide an arrangement as described herein wherein the substrate or base carrier layer can be peeled away from the resin coated copper material subsequent to drilling vias, and facilitating the application of a new protective surface carrier to the resin coated copper material so as to supply a protective layer facilitating laser drilling at a lower energy.
Pursuant to the present invention the arrangement enables an underlying resin coated copper material surface below the protective surface layer to be formed separately in parallel with substrates and thereafter laminated together, as required.
Reference may now be made to the following detailed description of preferred embodiments of the invention, taken in conjunction with the accompanying drawings; in which:
Referring now in detail to the embodiment of
Thereafter, as shown in
As illustrated in the embodiment of
Thereafter, a via or vias 26 having been filled with either a conductive or non-conductive paste 28, as shown in
It is also contemplatable to provide a structure employing at least one resin coated copper layer without the interposition of an internal copper foil 14, which for the remainder is analogous to the above-described construction.
The foregoing method enables the fabrication of laminates and, more particularly, facilitates and the production of small pitch z-axis interconnected laminates of less than 250 micron pitch, and can also be employed to fabricate large panel multilayer printed wiring boards.
Reference may now be made to
Pursuant to another concept, the base laminate vias can be filled with a cured paste which may be conductive or non-conductive, this providing a planar surface, as well as adding to the plated through hole (PTH) reliability or reducing the amount of copper required in the base laminate, as illustrated in
Referring in particular to
As shown in
This foregoing is also indicated in
From the foregoing it becomes readily apparent that the present invention provides for a novel method and arrangement forming z-axis interconnections for small pitch applications employed in the manufacture of printed wiring boards (PWBs).
While the invention has been particularly shown and described with respect to preferred embodiments thereof, it will be understood by those skilled in the art that the foregoing and other changes in form and details may be made therein without departing from the spirit and scope of the invention.
Miller, Thomas R., Powell, Douglas O., Egitto, Frank D., Japp, Robert M., Curcio, Brian E., Nguyen, Manh-Quan T.
Patent | Priority | Assignee | Title |
11246226, | Dec 23 2014 | SANMINA CORPORATION | Laminate structures with hole plugs and methods of forming laminate structures with hole plugs |
7438969, | Jul 10 2002 | NITERRA CO , LTD | Filling material, multilayer wiring board, and process of producing multilayer wiring board |
8053682, | Aug 28 2008 | SEMCNS CO , LTD | Multilayer ceramic substrate |
8299371, | Dec 20 2010 | TTM TECHNOLOGIES NORTH AMERICA, LLC | Circuitized substrate with dielectric interposer assembly and method |
Patent | Priority | Assignee | Title |
5745984, | Jul 10 1995 | Lockheed Martin Corporation | Method for making an electronic module |
6163957, | Nov 13 1998 | Fujitsu Limited | Multilayer laminated substrates with high density interconnects and methods of making the same |
6245696, | Jun 25 1999 | AlliedSignal Inc | Lasable bond-ply materials for high density printed wiring boards |
6319811, | Feb 22 2000 | Bond ply structure and associated process for interconnection of circuit layer pairs with conductive inks | |
6486394, | Jul 31 1996 | Dyconex Patente AG | Process for producing connecting conductors |
20020023777, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Sep 25 2002 | MILLER, THOMAS R | International Business Machines Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 013378 | /0201 | |
Sep 25 2002 | NGUYEN, MANH-QUAN T | International Business Machines Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 013378 | /0201 | |
Sep 26 2002 | EGITTO, FRANK D | International Business Machines Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 013378 | /0201 | |
Sep 26 2002 | JAPP, ROBERT M | International Business Machines Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 013378 | /0201 | |
Sep 26 2002 | POWELL, DOUGLAS O | International Business Machines Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 013378 | /0201 | |
Oct 01 2002 | CURCIO, BRIAN E | International Business Machines Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 013378 | /0201 | |
Oct 08 2002 | International Business Machines Corporation | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Jul 13 2004 | ASPN: Payor Number Assigned. |
Mar 24 2008 | REM: Maintenance Fee Reminder Mailed. |
Sep 14 2008 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
Sep 14 2007 | 4 years fee payment window open |
Mar 14 2008 | 6 months grace period start (w surcharge) |
Sep 14 2008 | patent expiry (for year 4) |
Sep 14 2010 | 2 years to revive unintentionally abandoned end. (for year 4) |
Sep 14 2011 | 8 years fee payment window open |
Mar 14 2012 | 6 months grace period start (w surcharge) |
Sep 14 2012 | patent expiry (for year 8) |
Sep 14 2014 | 2 years to revive unintentionally abandoned end. (for year 8) |
Sep 14 2015 | 12 years fee payment window open |
Mar 14 2016 | 6 months grace period start (w surcharge) |
Sep 14 2016 | patent expiry (for year 12) |
Sep 14 2018 | 2 years to revive unintentionally abandoned end. (for year 12) |