Structures and methods for memory devices are provided which operate with lower control gate voltages than conventional floating gate transistors, and which do not increase the costs or complexity of the device fabrication process. In one embodiment of the present invention, the novel memory cell includes a source region and a drain region separated by a channel region in a horizontal substrate. A first vertical gate is separated from a first portion of the channel region by a first oxide thickness. A second vertical gate is separated from a second portion of the channel region by a second oxide thickness. According to the teachings of the present invention, the total capacitance of these memory devices is about the same as that for the prior art of comparable source and drain spacings. However, according to the teachings of the present invention, the floating gate capacitance (CFG) is much smaller than the control gate capacitance (CCG) such that the majority of any voltage applied to the control gate will appear across the floating gate thin tunnel oxide.
|
24. A memory cell comprising:
a horizontal floating gate coupled to the ends of two opposing and parallel vertical floating gates; and
a vertical control gate that is separated from the floating gates by an intergate dielectric, and wherein the vertical gate is also parallel to and is interposed between the two parallel vertical floating gates.
30. A transistor comprising:
three coupled floating gates coupled on their ends with one another, where two of the coupled floating gates are parallel with one another; and
a non-coupled control gate surrounded on three sides by the three coupled floating gates and interposed between the two parallel floating gates, and further separated by an intergate dielectric from the three coupled floating gates.
21. A memory cell, comprising:
a horizontal floating gate coupled to top portions of two opposing vertical floating gates, and wherein the vertical floating gates are parallel with one another; and
a non-coupled vertical control gate separated from the two vertical floating gates and the horizontal floating gate by a intergate dielectric, wherein the non-coupled vertical control gate is interposed between the two vertical floating gates.
27. A transistor comprising:
a first floating gate horizontally situated;
a second floating gate vertically situated;
a third floating gate vertically situated; and
a control gate vertically situated;
wherein the floating gates surround the control gate on three sides of the control gate and are separated from the control gate by an intergate dielectric, and wherein at least two of the floating gates are separated by and parallel to the control gate.
15. A floating gate transistor, comprising:
a horizontal substrate, wherein the substrate includes a source region, a drain region, and a channel region separating the source and the drain region;
two edged defined floating gates connected at their ends and forming a right angle at their connected ends, with one of the floating gates being situated horizontally and another of the floating gates being situated vertically, the vertically situated floating gate separated from the channel region by a first oxide thickness; and
a edged defined control gate vertically situated separated from the two edged defined floating gates by an intergate dielectric, wherein the edged defined control gate is parallel on one side to the vertical situated floating gate, and wherein the edged defined control gate is separated from the channel region by a second oxide thickness.
9. A transistor, comprising:
a horizontal substrate, wherein the substrate includes a source region, a drain region, and
a channel region separating the source and the drain region;
an edge-defined vertical control gate separated from a first portion of the channel region by a first oxide thickness;
a first edge-defined vertical floating gate separated from a second portion of the channel region by a second oxide thickness, wherein the first vertical floating gate is parallel to and opposing a first side of the vertical control gate;
a second edge-defined vertical floating gate separated from the second portion of the channel region by the second oxide thickness, wherein the second vertical floating gate is parallel to and opposing a second side of the vertical control gate; and
a horizontal edge-defined floating gate coupled to top portions of the first and second vertical floating gates.
1. A memory cell, comprising:
a source region in a horizontal substrate;
a drain region in the horizontal substrate;
a channel region separating the source and the drain regions;
an edged defined control gate vertically situated above the channel region and separated from the channel region by a first thickness insulator material;
a first edged defined floating gate horizontally situated above the control gate and separated from the control gate by an intergate dielectric; and
a second edged defined floating gate vertically situated and parallel to one side of the control gate, wherein the second edge defined floating gate is attached to a first end of the first edged defined floating gate and wherein the second edged defined floating gate is separated from the channel region by a second thickness insulator material, the second edged defined floating gate separated from the edged defined control gate by the intergate dielectric.
2. The memory cell of
3. The memory cell of
4. The memory cell of
5. The memory cell of
6. The memory cell of
7. The memory cell of
8. The memory cell of
10. The transistor of
11. The transistor of
12. The transistor of
13. The transistor of
14. The transistor of
16. The floating gate transistor of
17. The floating gate transistor of
18. The floating gate transistor of
19. The floating gate transistor of
20. The floating gate transistor of
22. The memory cell of
23. The memory cell of
25. The memory cell of
26. The memory cell of
28. The transistor of
29. The transistor of
31. The transistor of
32. The transistor of
|
This application is related to the following co-pending, commonly assigned U.S. patent applications: “Programmable Logic Arrays with Transistors with Vertical Gates,” Ser. No. 09/583,584, and “Programmable Memory Decode Circuits with Vertical Gates,” Ser. No. 09/584,564, which are filed on even date herewith and each of which disclosure is herein incorporated by reference.
This invention relates generally to integrated circuits and in particular to horizontal memory devices with vertical gates.
One difficulty with EEPROM, EAPROM, and flash memory devices is the adverse capacitance ratio between the control gate and the floating gate. That is, the capacitance between the control gate to floating gate (CCG) is about the same as the floating gate to substrate capacitance (CFG).
Conventionally, the insulator, or intergate dielectric, 103 between the control gate 102 and the floating gate 104 is thicker (t2) than the gate oxide 105 (t1) to avoid tunnel current between the gates. The insulator, or intergate dielectric, 103 is also generally made of a higher dielectric constant insulator 103, such as silicon nitride or silicon oxynitride. This greater insulator thickness (t2) tends to reduce capacitance. The higher dielectric constant insulator 103, on the other hand, increases capacitance. As shown in
As design rules and feature size (F) in floating gate transistors continue to shrink, the available chip surface space in which to fabricate the floating gate also is reduced. In order to achieve a higher capacitance between the control gate and floating gate (CCG) some devices have used even higher dielectric constant insulators between the control gate and floating gate. Unfortunately, using such higher dielectric constant insulators involves added costs and complexity to the fabrication process.
Therefore, there is a need in the art to provide memory devices which can operate with lower control gate voltages and which do not increase the costs or complexity of the fabrication process. Further such devices should desirably be able to scale with shrinking design rules and feature sizes in order to provide even higher density integrated circuits.
The above mentioned problems with memory devices and other problems are addressed by the present invention and will be understood by reading and studying the following specification. Structures and methods for memory devices are provided which can operate with lower applied control gate voltages than conventional floating gate transistor memory devices, and which do not increase the costs or complexity of the device fabrication process. These systems and methods are fully scalable with shrinking design rules and feature sizes in order to provide even higher density integrated circuits. The total capacitance of these memory devices is about the same as that for the prior art of comparable source and drain spacings. However, according to the teachings of the present invention, the floating gate capacitance is much smaller than the control gate capacitance such that the majority of any voltage applied to the control gate will appear across the floating gate thin tunnel oxide. Thus, the devices of the present invention can be programmed by tunneling of electrons to and from the silicon substrate at lower control gate voltages than is possible in the prior art.
In one embodiment of the present invention, a novel memory cell is provided. The memory cell includes a source region and a drain region separated by a channel region in a horizontal substrate. A first vertical gate is separated from a first portion of the channel region by a first oxide thickness. A second vertical gate is separated from a second portion of the channel region by a second oxide thickness. According to one embodiment the memory cell includes a flash memory cell. In another embodiment, the memory cell includes an electronically erasable and programmable read only memory (EEPROM) cell. In another embodiment, the memory cell includes an electronically alterable and programmable read only memory (EAPROM) cell. In one embodiment of the present invention, the first vertical gate and the second vertical gate have a horizontal width of approximately 100 nanometers (nm). Also, in one embodiment the first oxide thickness is approximately 60 Angstroms (Å) and the second oxide thickness is approximately 100 Angstroms (Å).
Another embodiment of the present invention includes a method for forming a novel memory cell. The method includes forming a source region and a drain region separated by a channel region in a horizontal substrate. The method includes forming a first vertical gate above a first portion of the channel region and separated from the channel region by a first oxide thickness. The method further includes forming a second vertical gate above a second portion of the channel region and separated from the channel region by a second oxide thickness. Forming the second vertical gate includes forming the second vertical gate parallel to and opposing the first vertical gate.
These and other embodiments, aspects, advantages, and features of the present invention will be set forth in part in the description which follows, and in part will become apparent to those skilled in the art by reference to the following description of the invention and referenced drawings or by practice of the invention. The aspects, advantages, and features of the invention are realized and attained by means of the instrumentalities, procedures, and combinations particularly pointed out in the appended claims.
In the following detailed description of the invention, reference is made to the accompanying drawings which form a part hereof, and in which is shown, by way of illustration, specific embodiments in which the invention may be practiced. In the drawings, like numerals describe substantially similar components throughout the several views. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized and structural, logical, and electrical changes may be made without departing from the scope of the present invention. The terms wafer and substrate used in the following description include any structure having an exposed surface with which to form the integrated circuit (IC) structure of the invention. The term substrate is understood to include semiconductor wafers. The terms wafer and substrate used in the following description include any base semiconductor structure. Both are to be understood as including bulk silicon material, silicon-on-sapphire (SOS) technology, silicon-on-insulator (SOI) technology, thin film transistor (TFT) technology, doped and undoped semiconductors, epitaxial layers of silicon supported by a base semiconductor structure, as well as other semiconductor structures well known to one skilled in the art. Furthermore, when reference is made to a wafer or substrate in the following description, previous process steps may have been utilized to form regions/junctions in the base semiconductor structure and layer formed above, and the terms wafer or substrate include the underlying layers containing such regions/junctions and layers that may have been formed above. The term conductor is understood to include semiconductors, and the term insulator is defined to include any material that is less electrically conductive than the materials referred to as conductors. The following detailed description is not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims, along with the full scope of equivalents to which such claims are entitled.
As shown in the embodiment of
According to one embodiment of the present invention, the first vertical gate 202, the second vertical gate 204A, the horizontal gate member 204B, and the third vertical gate 204C include polysilicon gates which are separated from one another by the intergate dielectric 203. According to the teachings of the present invention, the intergate dielectric includes an intergate dielectric formed from silicon dioxide (SiO2). In one embodiment, the intergate dielectric 203 between the first vertical gate 202, the second vertical gate 204A, the horizontal gate member 204B, and the third vertical gate 204C has a thickness approximately equal to the first oxide thickness (t1), or first thickness insulator material. In one embodiment of the present invention, the first vertical gate 202, the second vertical gate 204A, and the third vertical gate 204C each have a horizontal width of approximately 100 nanometers (nm).
As described above, in one embodiment, the first vertical gate 202 in memory cell 201 serves as a floating gate 202. In this embodiment, the second vertical gate 204A, the horizontal gate member 204B, and the third vertical gate 204C serve as control gates. In an alternative embodiment, the first vertical gate 202 in memory cell 201 serves as a control gate for the memory cell 201. In this embodiment, the second vertical gate 204A, the horizontal gate member 204B, and the third vertical gate 204C serve as floating gates. In one embodiment, the first vertical gate 202, the second vertical gate 204A, and the third vertical gate 204C have a vertical height, respectively, of approximately 500 nanometers (nm).
According to the teachings of the present invention, the total capacitance of these memory devices is about the same as that for the prior art of comparable source and drain spacings. However, according to the teachings of the present invention, the floating gate capacitance is much smaller than the control gate capacitance such that the majority of any voltage applied to the control gate will appear across the floating gate thin tunnel oxide. Thus, the devices of the present invention can be programmed by tunneling of electrons to and from the silicon substrate at lower control gate voltages than is possible in the prior art.
According to one embodiment of the present invention, the second vertical gate 304A includes a horizontal gate member 304B which couples to the second vertical gate 304A and is separated from the first vertical gate by the intergate dielectric 303. As shown in
As shown in
Hence again, according to the teachings of the present invention, the total capacitance of these memory devices is about the same as that for the prior art of comparable source and drain spacings. However, according to the teachings of the present invention, the floating gate capacitance is much smaller than the control gate capacitance such that the majority of any voltage applied to the control gate will appear across the floating gate thin tunnel oxide. Thus, the devices of the present invention can be programmed by tunneling of electrons to and from the silicon substrate at lower control gate voltages than is possible in the prior art.
In
In one embodiment, illustrated by
The next series of process steps can continue from either
One of ordinary skill in the art will understand that other source and drain region configurations can be activated through various ion implantation techniques. Additionally, in one embodiment, the source and/or drain regions can be fabricated with source and/or drain extensions, e.g. similar to source extensions shown in connection with
As described above, the structures can be completed such that vertical gates 407A and 407B serve as floating gates for the device structures and vertical gates 413A and 413B serve as control gates. Alternatively, the structures can be completed such that vertical gates 407A and 407B serve as a control gate for the device structures and vertical gates 413A and 413B serve as floating gates.
As will be understood by reading this disclosure, the memory cells, or floating gate transistors, of the present invention can be fabricated such that the total capacitance of the device is about the same as that of prior art horizontal or vertical floating gate transistor structures, e.g.
The operation of the novel memory cells of the present invention is illustrated in connection with
An alternative embodiment is to interchange the functions of the gates, the inner gate 507 becoming the control gate 507 and the outer gate 513 becoming the floating gate 513 as shown in
As shown in
It will be understood that the embodiment shown in
Applications containing the novel memory cell of the present invention as described in this disclosure include electronic systems for use in memory modules, device drivers, power modules, communication modems, processor modules, and application-specific modules, and may include multilayer, multichip modules. Such circuitry can further be a subcomponent of a variety of electronic systems, such as a clock, a television, a cell phone, a personal computer, an automobile, an industrial control system, an aircraft, and others.
The Figures presented and described in detail above are similarly useful in describing the method embodiments of operation for novel memory cell of the present invention. That is one embodiment of the present invention includes applying a first potential across a thin tunneling oxide between a vertical floating gate and a first portion of a horizontal substrate in order to add or remove a charge from the floating gate. As described in detail above, the horizontal substrate includes a source region and a drain region separated by a horizontal channel region. This method embodiment further includes reading the memory cell by applying a second potential to a vertical control gate located above a second portion of the horizontal substrate. The vertical control gate is parallel to and opposing the vertical floating gate.
Another method embodiment of the present invention includes writing a charge from a horizontal substrate to a vertical floating gate by applying a first potential to a vertical control gate. This method embodiment includes erasing a charge from a vertical floating gate to a source region in a horizontal substrate by applying a second potential to the vertical control gate. This method embodiment further includes reading the memory cell by applying a third potential to the vertical control gate. Applying a first, second, and third potential to the vertical control gate includes applying a first, second, and third potential to a vertical control gate which is parallel to and opposing the vertical floating gate. In one embodiment for one of the novel memory cell structures described above, the method of writing a charge from a horizontal substrate to a vertical floating gate by applying a first potential to a vertical control gate includes tunneling electrons from a horizontal channel in the horizontal substrate to the vertical floating gate using Fowler Nordheim tunneling. In another embodiment for another of the novel memory cell structures described above, the method of writing a charge from a horizontal substrate to a vertical floating gate by applying a first potential to a vertical control gate includes using a hot electron injection technique to tunnel electrons at a drain region in the horizontal substrate to the vertical floating gate. Erasing a charge from a vertical floating gate to a source region in a horizontal substrate by applying a second potential to the vertical control gate includes tunneling electrons from the vertical floating gate to the source region in a horizontal substrate using Fowler Nordheim tunneling.
Another method embodiment of the present invention includes using a vertical control gate to add and remove a charge to a vertical floating gate. This method embodiment includes using the charge stored on the vertical floating gate to modulate a horizontal conduction channel beneath the vertical floating gate. The method further includes sensing a conduction level through the horizontal channel to sense a state of the memory cell. According to the teachings of the present invention, the conduction level through the horizontal channel is modulated by a charge level in a vertical floating gate.
Another method embodiment of the present invention includes storing a charge in a vertical floating gate and using the charge stored in the vertical floating gate to control a threshold voltage level required to create conduction in a horizontal channel region beneath the vertical floating gate.
Thus, the present invention provides structures and methods for memory devices which operate with lower control gate voltages than conventional flash, EEPROM, and/or EAPROM devices. The structures and methods of the present invention use thin silicon dioxide (SiO2) layers as an insulator material, in place of higher dielectric constant materials, for separating the control gate and floating gate. Thus, the structures and methods of the present invention do not increase the costs or complexity of the device fabrication process. These systems and methods are fully scalable with shrinking design rules and feature sizes in order to provide even higher density integrated circuits. The total capacitance of these memory devices is about the same as that for the prior art floating gate transistor devices of comparable source and drain spacings. However, according to the teachings of the present invention, the floating gate capacitance is much smaller than the control gate capacitance such that the majority of any voltage applied to the control gate will appear across the floating gate thin tunnel oxide allowing the device to operate with lower control gate voltages. In sum, the devices of the present invention can be programmed by tunneling of electrons to and from the silicon substrate at lower control gate voltages than is possible in the prior art.
Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which is calculated to achieve the same purpose may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the present invention. It is to be understood that the above description is intended to be illustrative, and not restrictive. Combinations of the above embodiments, and other embodiments will be apparent to those of skill in the art upon reviewing the above description. The scope of the invention includes any other applications in which the above structures and fabrication methods are used. The scope of the invention should be determined with reference to the appended claims, along with the full scope of equivalents to which such claims are entitled.
Patent | Priority | Assignee | Title |
7177188, | Feb 12 2003 | Sharp Kabushiki Kaisha | Semiconductor memory device, display device, and portable electronic apparatus |
7544566, | Jan 14 2005 | Nanostar Corporation | Method for manufacturing a non-volatile electrically alterable memory cell that stores multiple data |
7675105, | Mar 22 2005 | Samsung Electronics Co., Ltd. | Non-volatile memory device for 2-bit operation and method of fabricating the same |
7804124, | May 09 2008 | GLOBALFOUNDRIES Inc | Device structures for a memory cell of a non-volatile random access memory and design structures for a non-volatile random access memory |
7875921, | Mar 22 2005 | Samsung Electronics Co., Ltd. | Non-volatile memory device for 2-bit operation and method of fabricating the same |
7939408, | Mar 22 2005 | Samsung Electronics Co., Ltd. | Non-volatile memory device for 2-bit operation and method of fabricating the same |
7948019, | Jun 07 2007 | Samsung Electronics Co., Ltd. | Nonvolatile memory devices and methods of operating the same |
8513712, | Sep 28 2009 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and apparatus for forming a semiconductor gate |
9070663, | Sep 28 2009 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and apparatus for forming a semiconductor gate |
9466681, | Sep 28 2009 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and apparatus for forming a semiconductor gate |
Patent | Priority | Assignee | Title |
4051354, | Jul 03 1975 | Texas Instruments Incorporated | Fault-tolerant cell addressable array |
5327380, | Oct 31 1988 | Texas Instruments Incorporated | Method and apparatus for inhibiting a predecoder when selecting a redundant row line |
5386132, | Nov 02 1992 | Multimedia storage system with highly compact memory device | |
5583360, | Mar 29 1993 | Freescale Semiconductor, Inc | Vertically formed neuron transister having a floating gate and a control gate |
5625213, | Jul 15 1994 | United Microelectronics Corporation | Top floating-gate flash EEPROM structure |
5661055, | Jun 06 1995 | Cypress Semiconductor Corporation | Method of making nonvolatile memory cell with vertical gate overlap and zero birds' beaks |
5793080, | Oct 12 1993 | LG Semicon Co., Ltd. | Nonvolatile memory device |
5847425, | Dec 18 1990 | SanDisk Technologies LLC | Dense vertical programmable read only memory cell structures and processes for making them |
5910912, | Oct 30 1992 | International Business Machines Corporation | Flash EEPROM with dual-sidewall gate |
5991225, | Feb 27 1998 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Programmable memory address decode array with vertical transistors |
6078076, | Dec 11 1997 | Taiwan Semiconductor Manufacturing Company | Vertical channels in split-gate flash memory cell |
6093945, | Jul 09 1998 | WINDBOND ELECTRONICS CORP. | Split gate flash memory with minimum over-erase problem |
6124729, | Feb 27 1998 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Field programmable logic arrays with vertical transistors |
6133601, | Dec 11 1996 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device with inter-layer insulation film |
6208164, | Aug 04 1998 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Programmable logic array with vertical transistors |
6219299, | May 31 2000 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Programmable memory decode circuits with transistors with vertical gates |
6222788, | May 30 2000 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Vertical gate transistors in pass transistor logic decode circuits |
6377070, | Feb 09 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | In-service programmable logic arrays with ultra thin vertical body transistors |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Apr 27 2000 | AHN, KIE Y | Micron Technology, Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 010858 | /0924 | |
Apr 29 2000 | FORBES, LOENARD | Micron Technology, Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 010858 | /0924 | |
May 31 2000 | Micron Technology, Inc. | (assignment on the face of the patent) | / | |||
Dec 23 2009 | Micron Technology, Inc | Round Rock Research, LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 023786 | /0416 |
Date | Maintenance Fee Events |
Aug 09 2004 | ASPN: Payor Number Assigned. |
Jun 20 2008 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Jun 06 2012 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Aug 12 2016 | REM: Maintenance Fee Reminder Mailed. |
Jan 04 2017 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
Jan 04 2008 | 4 years fee payment window open |
Jul 04 2008 | 6 months grace period start (w surcharge) |
Jan 04 2009 | patent expiry (for year 4) |
Jan 04 2011 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jan 04 2012 | 8 years fee payment window open |
Jul 04 2012 | 6 months grace period start (w surcharge) |
Jan 04 2013 | patent expiry (for year 8) |
Jan 04 2015 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jan 04 2016 | 12 years fee payment window open |
Jul 04 2016 | 6 months grace period start (w surcharge) |
Jan 04 2017 | patent expiry (for year 12) |
Jan 04 2019 | 2 years to revive unintentionally abandoned end. (for year 12) |