Embodiments of the present invention provide a method of centering an operating band of a voltage controlled oscillator around a desired operating frequency. In one embodiment, an adjustable feedback divider provides for driving an output signal to the top and bottom of the operating band. An adjustable period divider and counter provide a plurality of count values for use in determining a mid-point of the operating band. A capacitance bank provides for selectively adjusting a capacitance of the voltage controlled oscillator, thereby adjusting the operating band.
|
1. A method of centering an operating band of a voltage controlled oscillator about a desired operating frequency comprising:
a) determining a mid-point frequency of said operating band;
b) comparing said mid-point frequency to said desired operating frequency; and
c) adjusting a capacitance of said voltage controlled oscillator according to said comparison in said b).
14. A method of centering an operating band of a phase lock loop voltage controlled oscillator about a desired operating frequency comprising:
a) determining an expected count;
b) determining an actual count;
c) increasing a capacitance of said voltage controlled oscillator when said actual count is less than said expected count; and
d) decreasing a capacitance of said voltage controlled oscillator when said actual count is greater than said expected count.
6. A voltage controlled oscillator comprising:
an adjustable feedback divider coupled to an output of said voltage controlled oscillator and a first output of a control logic;
an adjustable period divider coupled to an output of said adjustable feedback divider and a second output of said control logic;
a counter coupled to an output of said adjustable period divider and an output of a reference clock generator; and
wherein said control logic is coupled to an output of said counter.
2. The method according to
detecting a bottom frequency of said operating band;
detecting a top frequency of said operating band; and
averaging said bottom frequency and said top frequency.
3. The method according to
wherein said detecting a top frequency of said operating band comprises selecting a high feedback divide value to drive said voltage controlled oscillator to said top frequency.
4. The method according to
5. The method according to
d) iteratively repeating said a), b) and c) until said mid-point frequency substantially equals said desired operating frequency.
7. The voltage controlled oscillator according to
8. The voltage controlled oscillator according to
9. The voltage controlled oscillator according to
10. The voltage controlled oscillator according to
11. The voltage controlled oscillator according to
12. The voltage controlled oscillator according to
13. The voltage controlled oscillator according to
15. The method according to
16. The method according to
17. The method according to
determining said upper operating frequency by dividing by a large feedback value and a small clock period value and counting the number of reference clock cycles in a clock period cycle; and
determining said lower operating frequency by dividing by a small feedback value and a large clock period value and counting the number of reference clock cycles in a clock period cycle.
19. The method according to
20. The method according to
|
Embodiments of the present invention relate to voltage control oscillators (VCO) circuits, and more particularly to centering the operating band of a VCO circuit about a desired frequency.
Voltage controlled oscillators (VCOs) are commonly employed in a variety of applications, including communication and timing circuitry. In particular, voltage controlled oscillators are commonly used in phase locked loop control systems. Functionally, a voltage controlled oscillator may be viewed as a circuit that seeks to transform an input control voltage signal to an output signal having a desired frequency.
Referring to
The phase-frequency detector 115 is responsive to a reference clock 150 and a feedback clock 155. The phase-frequency detector 115 may provide one or more out-of-lock indicator signals corresponding to whether and to what extent the feedback clock 155 is out-of-lock with the reference clock 150. In one implementation, the out-of-lock indicator signals may be up and down signals 160, 165. The charge pump 120 is responsive to the out-of-lock indicator signals, and provides for generating a control signal 170 whose voltage potential corresponds to a phase error between the feedback clock 155 and the reference clock 150. The VCO 125 is responsive to the control signal 170, and provides for generating an output signal 175 having a desired frequency (e.g., 2.44 GHz).
The feedback divider 130 reduces the frequency of the output signal 175. The divide value (e.g., N=2400) is selected based upon the frequency of the reference clock 150 and the frequency of the desired output signal 175. When the output signal 175 is operating at the desired frequency, the feedback divider 130 reduces the frequency of the output signal 175 such that the frequency of the feedback clock 155 is equal to the frequency of the reference clock 150 (e.g., 1 MHz), and hence the PLL VCO 100 operates in a phase lock condition. If the frequency of the output signal 175 is higher than desired, the frequency of the feedback clock signal 155 will be greater than the frequency of the reference clock 150. As a result the phase/frequency detector 115 will output a down signal 165 causing the control signal 170 from the charge pump 120 to be decreased. Thus, the oscillating frequency of the VCO 125 will be reduced, until the phase lock condition is achieved again. If the frequency of the output signal 175 is lower than desired, the frequency of the feedback clock signal 155 will be less than the frequency of the reference clock 150. As a result the phase/frequency detector 160 will output an up signal 160, causing the control signal 170 from the charge pump 120 to be increased. Thus, the oscillating frequency of the VCO 125 will be increased, until the phase lock condition is achieved again.
The VCO 125 operates within a finite band of frequencies (e.g., 2.1 to 2.9 GHz). Ideally, this band would be centered around a desired frequency. However, process variations limit the accuracy that can be achieved in centering the frequency band around the desired frequency. The operating temperature also causes variations of the operating band of the voltage controlled oscillator circuit.
One solution, according to the conventional art, is to provide additional circuitry to expand the frequency band to ensure that all frequencies are available to compensate for process and temperature variations. This method is disadvantageous in that it adds additional cost and uses additional valuable real estate. The additional tuning range is also disadvantageous in that it causes the voltage controlled oscillator 125 to be more sensitive to noise and interference.
Another solution, according to the convention art, is to manually adjust the frequency band to be centered about the desired operating frequency. However, manual adjustments are an added cost, and require the customer or user to correctly perform the operation. This can lead to performance degradation and can be tedious and/or error prone.
Embodiments of the present invention provide a method of centering the operating band around a desired operating frequency. Embodiments of the present invention provide a successive approximation logic process to determine how much oscillator capacitance is needed to substantially center an operating band of a voltage controlled oscillator around a desired operating frequency.
Embodiments of the present invention also provide a method for determining where in a frequency band a voltage controlled oscillator operates by default. A mechanism for centering the operating band around a desired frequency, by adjusting a capacitance value of the voltage controlled oscillator, is also provided.
Embodiments of the present invention also provide a voltage controlled oscillator circuit wherein the operating band is readily centered about a desired operating frequency. Embodiments of the voltage controlled oscillator comprise an adjustable feedback divider for driving the output of the voltage controlled oscillator to the top and bottom of its operating band in response to a user input. Embodiments of the voltage controlled oscillator also comprise an adjustable period divider and counter for providing a mid-point frequency of the operating band as an output to a user. Embodiments of the voltage controlled oscillator also comprise a capacitor bank for adjusting the operating band in response to another user input.
Embodiment of the present invention also provide a voltage controlled oscillator circuit wherein the operating band is readily adjusted. Embodiment of the voltage controlled oscillator comprise a capacitor bank having a plurality of binary weighted capacitors which can be selectively coupled to and un-coupled from the voltage controlled oscillator.
Embodiments of the present invention are advantageous in that a voltage controlled oscillator having a minimum tuning range can be utilized. A minimal tuning range is advantageous in that the voltage controlled oscillator is less sensitive to noise and interference. Embodiments of the present invention are also advantageous in that process variations in the voltage controlled oscillator may be readily compensated for. Embodiments of the present invention are also advantageous in that variations in the operating temperature of the voltage controlled oscillator circuit may be readily compensated for. Embodiment of the present invention are also advantageous in that minimal manual tuning is required.
The present invention is illustrated by way of example and not by way of limitation, in the figures of the accompanying drawings and in which like reference numerals refer to similar elements and in which:
Reference will now be made in detail to the embodiments of the invention, examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with the preferred embodiments, it will be understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the invention as defined by the appended claims. Furthermore, in the following detailed description of the present invention, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be obvious to one of ordinary skill in the art that the present invention may be practiced without these specific details. In other instances, well-known methods, procedures, components, and circuits have not been described in detail as not to unnecessarily obscure aspects of the present invention.
Referring now to
Hence, a successive approximation and adjustment of the mid-point frequency is performed. In one implementation a capacitance bank, comprising a plurality of capacitors arranged in parallel, may be utilized to adjust the capacitance of the VCO. Each capacitor may be selectively switched in or out of the VCO circuit. The process may begin with approximately half the capacitance value switched into the VCO circuit. Based upon the successive approximation of the mid-point frequency of the operating band, one or more capacitors are the successively switched into or out of the VCO circuit until the operating band is centered about a desired operating frequency.
Referring now to
The phase-frequency detector 315 is responsive to a reference clock 350 and a feedback clock 355. The phase-frequency detector 315 may provide one or more out-of-lock indicative signals corresponding to whether and to what extent the feedback clock 355 is out-of-lock with the reference clock 350. In one implementation, the out-of-lock indicative signals may be up and down signals 360365. The charge pump 320 is responsive to the out-of-lock indicative signals, and provides for generating a control signal 370 whose voltage potential corresponds to a phase error between the feedback clock 355 and the reference clock 350. The VCO 325 is responsive to the control signal 370, and provides for generating an output signal 375. The output signal 375 of the VCO 325 has a desired operating frequency (e.g., 2.44 GHz) within the operating band (e.g. 2.2 GHz to 3.2 GHz) of the VCO 325.
The control logic 345 receives a first and a second input 390, e.g., from a user, specifying a feedback divide value N and a period divide value P, respectively. The control logic selectively controls the divide values N and P of the adjustable feedback divider 330 and the adjustable period divider 335 respectively in response to said fist and second user inputs 390.
The adjustable feedback divider 330 reduces the frequency of the output signal (e.g., 2.44 GHz) 375, according to the feedback divide value N. As a result, the adjustable feedback divider provides a feedback clock 355 to the phase/frequency detector 315 and the adjustable period divider 335. The adjustable period divider 335, reduces the feedback clock 355, according to the period divide value P. As a result, the adjustable period divider provides a period clock 380. The counter 340 counts the number of reference clock 350 cycles that occur during a cycle of the period clock 380 and outputs the results to the control logic 345. The control logic 345 provides the count value as an output to the user.
By specifying applicable feedback divide values N and applicable period divide values P, a user can drive the VCO 325 to the top and bottom of its operating band. More specifically, the feedback clock 355 is set to a high frequency value, by dividing the frequency of the output signal 375 by a small feedback divide value N; (e.g., N=1600). The value of N is selected such that the VCO 325 operates at its lowest possible operating point within the operating band (e.g. the PLL VCO 300 will not be successful in locking onto a frequency that will resolve the difference between feedback clock 355 and the reference clock 350). Given that the VCO 325 is operating at its lowest possible operating point within the operating band, the feedback clock 355 runs at a frequency greater than the reference clock 350. As a result the phase/frequency detector 315 outputs an out-of-lock signal 360, 365 such that the VCO 325 is driven to provide an output signal 375 having a slowest possible frequency.
The high feedback clock 355 is also divided by a large period divide value P (e.g., P=100), and the resulting period clock 380 is used as a period boundary. Edges of the reference clock 350 are counted during one period of the period clock 380, and the result is output to the user 395 by the control logic 345 as a high count value.
Next, the feedback clock 330 is set to a low frequency value, by dividing the frequency of the output signal 375 by a large feedback divide value N (e.g., N=3200). The value of N is selected such that the VCO 325 operates at its highest possible operating point within the operating band (e.g. the PLL VCO 300 will not be successful in locking onto a frequency that will resolve the difference between feedback clock 355 and the reference clock 350). Given that the VCO 325 is operating at its highest possible operating point within the operating band, the feedback clock 355 runs at a frequency less than the reference clock 350. As a result the phase/frequency detector 315 outputs an out-of-lock signal 360, 365 such that the VCO 325 is driven to provide an output signal 375 having a fastest possible frequency.
The low feedback clock 355 is also divided by a small period divide value P (e.g. P=50), and the resulting clock is used as a period boundary. Edges of the reference clock 350 are counted during one period of the period clock 380, and the result is output to the user 395 by the control logic 345 as a low count value.
In one implementation, the user can average the low and high count values and compare it to an expected count value. If the measured average value is higher than the expected count value, the mid-point of the operating band of the VCO 325 is too high. Hence, there is too much capacitance to charge. If the measured average value is lower than the expected count value, the mid-point of the operating band of the VCO 325 is too low. Hence there is not enough capacitance to charge.
In another implementation, the low and high count values can be summed, instead of averaged. In such an implementation, the expected count value is adjusted accordingly.
Referring now to
Control signals (e.g., I1, I2, I3, I4, I5) 385 received from the control logic 345 are utilized to control the switching state of the switching elements (MP1, MP2, MP3, MP4, MP5, and MP6, MP7, MP8, MP9, MP10). When given switching elements (e.g., MP5, MP6)) are in an open state in response to a corresponding control signal (e.g., I5) the corresponding capacitors (e.g., C5, C6) are removed from the VCO circuit. When given switching elements (e.g., MP5, MP6) are in a closed state in response to a corresponding control signal (e.g., I5) the corresponding capacitors (e.g., C5, C6) are connected to the VCO circuit.
The available capacitance is divided into a combination of discrete capacitors. In one implementation, the capacitance values are all equal. In another implementation, a bank of binary weighted capacitors 385 is provided (e.g., C2=2×C1, C3=4×C1, C4=8×C1, C5=16×C1, and the like). The initial condition of the capacitance bank 326 may be such that the most significant capacitances (e.g., C5, C6) are switched in and the less significant capacitances (e.g., C1, C2, C3, C4, C7, C8, C9, C10) are switched out.
If there is too much capacitance to charge, the current significant capacitances (e.g., C5, C10) are switched out, and the next most significant capacitors are switched in (e.g., C4, C7) by the switching signals (e.g., I1, I2, I3, I4) 385 from the control logic 345. If there is not enough capacitance, the current significant capacitances (e.g., C5, C10) are left switched in, and the next most significant capacitors (e.g., C4, C7) are also switched in by the switching signals (e.g., I1, I2, I3, I4) 385 from the control logic 345. The process of calculating the low and high operating points of the operating band is repeated, for each discrete capacitor in the capacitor bank 326. Hence, by successive approximation of the mid-point of the operating band of the voltage controlled oscillator and successively switching in or out capacitors from most significant to least significant capacitors, a maximum number of passes equal to the number of capacitors in the capacitance bank 326 (e.g., five) are required to center the operating band about a desired operating frequency.
In addition to centering, the operating band of the VCO circuit about a desired frequency, the capacitance bank may also be utilized to compensate for process variations and operating temperature variations. Process variation occurring during fabrication of the VCO circuit result in shifting of the operating band from one VCO circuit to another. Thus, the capacitance bank, which provides for selectively adjusting the capacitance of each VCO circuit, can be utilized to compensate for process variations in the VCO circuit. Similarly, variations in the operating temperature between one VCO circuit and another, result in a shift of the operating band of one VCO circuit with respect to another. Thus, the capacitance bank can also be utilized to compensate for operating temperature variations.
In an optional feature (not shown), once the programming state for each of the capacitors (C1, C2, C3, C4, C5, C6, C7, C8, C9, C10) is determined, the state of the capacitance bank 326 may be permanently set by any well-known method, such as selectively opening one or more fusible links.
Referring now to
At step 410, a feedback clock of the PLL VCO is set by dividing the frequency of an output signal by a high feedback divide value (e.g., N=3200). As a result, step 415, the frequency of the output signal of the voltage controlled oscillator is driven to the highest possible point in the operating band (e.g., 3.2 GHz). A period clock is set by dividing the feedback clock by a low period divide value (e.g., P=50), at step 420. At step 425, a high count value is determined by counting the number of reference clock cycles during a cycle of the period clock (e.g., 50 counts).
At step 430, the feedback clock is then set by dividing the frequency of the output signal by a low feedback divide value (e.g., N=1600). As a result, step 435, the frequency of the output signal of the voltage controlled oscillator is driven to the lowest possible point in the operating band (e.g., 2.2 GHz). The period clock is then set by dividing the feedback clock by a high period divide value (e.g., P=100), at step 440. At step 445, a low count value is determined by counting the number of reference clock cycles during a cycle of the period clock (e.g., 74.8 counts).
At step 450, an actual count is determined by averaging the high count and low count values. Next, it is determined whether or not the actual count (e.g., 62.4) is less than the expected count (64.8), at step 455. If the actual count value is less than the expected count, then there is not enough capacitance in the VCO circuit. If the average count value is greater than the expected count, then there is an excess of capacitance in the VCO circuit.
If the average count is less than the expected count, a next most significant capacitor, in a binary weighted capacitor bank, of the VCO, is switched in, at step 460. If the average count is not less than the expected count, a current significant capacitor is switched out and the next most significant capacitor is switched in, at step 465. At step 470, the above-described process is repeated for each capacitor in the binary weighted capacitance bank, starting with the most significant capacitor and ending with the least significant capacitor.
Referring now to
A counter 540 is coupled to the register 510 and the adder 515. The register 510 is also coupled to the adder 515. The adder 515 is coupled to the shift register 520. The shift register 520 and the ideal count register 525 are coupled to the comparator 530. The comparator is coupled to the switch circuit 535.
The counter receives a start signal and an increment signal. The start signal comprises a period clock 540. The increment signal comprises a reference clock 545. Upon occurrence of a first start signal 540, the counter 540 increments in response to each occurrence of the increment signal 545.
Upon the second occurrence of the start signal 540, the value contained in the counter 540 is shifted into the register 510. The counter 540 is also reset, and upon the occurrence of a third start signal 540, the counter is incremented again.
Upon the forth occurrence of the start signal 540, the value contained the shift register 520. The sum is then right-shifted by one bit. As a result, the shift register 520 contains the average of the values contained in the counter 540 and the register 510.
The comparator 530 then compared average to an ideal count contained in the ideal counter 525. Based upon whether the average count or ideal count value is larger, more or less capacitance, in a capacitor bank 550, is selectively added by the switch circuit 535. The control logic 505 iteratively determines successive average count values and adjusts the capacitor bank 505 accordingly.
In one implementation, the control logic performs the successive approximation routine of the present embodiment in response to a control signal received on an external pin. In another implementation, the control logic performs the successive approximation routine of the present embodiment in response to an internally generated control signal. In another embodiment, the control logic also performs initialization of the various registers, counters, dividers, switches, and the like.
Embodiments of the present invention are advantageous in that a minimal operating band of the PLL VCO is required. Embodiments of the present invention are advantageous in that the PLL VCO is less susceptible to noise and interference. Embodiments of the present invention are advantageous in that changes in temperature can be readily compensated for. Embodiments of the present invention are advantageous in that component and process variations can be readily compensated for.
The foregoing descriptions of specific embodiments of the present invention have been presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed, and obviously many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to best explain the principles of the invention and its practical application, to thereby enable others skilled in the art to best utilize the invention and various embodiments with various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the claims appended hereto and their equivalents.
Mitchell, Eric P., Gehring, Mark R.
Patent | Priority | Assignee | Title |
10007636, | Oct 26 2000 | Cypress Semiconductor Corporation | Microcontroller programmable system on a chip |
10020810, | Oct 26 2000 | MONTEREY RESEARCH, LLC | PSoC architecture |
10230382, | Dec 16 2014 | Nordic Semiconductor ASA | Oscillator calibration |
10248604, | Oct 26 2000 | MONTEREY RESEARCH, LLC | Microcontroller programmable system on a chip |
10261932, | Oct 26 2000 | MONTEREY RESEARCH, LLC | Microcontroller programmable system on a chip |
10466980, | Oct 24 2001 | MUFG UNION BANK, N A | Techniques for generating microcontroller configuration information |
10698662, | Nov 15 2001 | Cypress Semiconductor Corporation | System providing automatic source code generation for personalization and parameterization of user modules |
10725954, | Oct 26 2000 | MONTEREY RESEARCH, LLC | Microcontroller programmable system on a chip |
7023285, | Jul 15 2003 | CLUSTER, LLC; Optis Wireless Technology, LLC | Self-calibrating controllable oscillator |
7154342, | Feb 27 2003 | Intel Corporation | Phase locked loop circuit with a tunable oscillator and an independent frequency converter and frequency counter |
7190236, | Sep 22 2004 | GCT SEMICONDUCTOR, INC | Apparatus and method of oscillating wideband frequency |
7263340, | May 31 2002 | Google Technology Holdings LLC | PLL circuit having a multi-band oscillator and compensating oscillation frequency |
7265633, | Jun 14 2004 | MONTEREY RESEARCH, LLC | Open loop bandwidth test architecture and method for phase locked loop (PLL) |
7471159, | Nov 25 2005 | Samsung Electronics Co., Ltd. | Phase-locked loop for stably adjusting frequency-band of voltage-controlled oscillator and phase locking method |
7511579, | Jun 20 2005 | Airoha Technology Corp | Phase lock loop and operating method thereof |
7737724, | Apr 17 2007 | MUFG UNION BANK, N A | Universal digital block interconnection and channel routing |
7761845, | Sep 09 2002 | MUFG UNION BANK, N A | Method for parameterizing a user module |
7765095, | Oct 26 2000 | MONTEREY RESEARCH, LLC | Conditional branching in an in-circuit emulation system |
7770113, | Nov 19 2001 | MUFG UNION BANK, N A | System and method for dynamically generating a configuration datasheet |
7774190, | Nov 19 2001 | MONTEREY RESEARCH, LLC | Sleep and stall in an in-circuit emulation system |
7825688, | Mar 16 2004 | MONTEREY RESEARCH, LLC | Programmable microcontroller architecture(mixed analog/digital) |
7844437, | Nov 19 2001 | MUFG UNION BANK, N A | System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit |
7893724, | Mar 22 2005 | RPX Corporation | Method and circuit for rapid alignment of signals |
8026739, | Apr 17 2007 | MUFG UNION BANK, N A | System level interconnect with programmable switching |
8040266, | Apr 17 2007 | MUFG UNION BANK, N A | Programmable sigma-delta analog-to-digital converter |
8049569, | Sep 05 2007 | MONTEREY RESEARCH, LLC | Circuit and method for improving the accuracy of a crystal-less oscillator having dual-frequency modes |
8067948, | Mar 27 2006 | MUFG UNION BANK, N A | Input/output multiplexer bus |
8069405, | Nov 19 2001 | MONTEREY RESEARCH, LLC | User interface for efficiently browsing an electronic document using data-driven tabs |
8069428, | Oct 24 2001 | MUFG UNION BANK, N A | Techniques for generating microcontroller configuration information |
8069436, | Aug 10 2005 | MONTEREY RESEARCH, LLC | Providing hardware independence to automate code generation of processing device firmware |
8078894, | Apr 25 2007 | MUFG UNION BANK, N A | Power management architecture, method and configuration system |
8078970, | Nov 09 2001 | MONTEREY RESEARCH, LLC | Graphical user interface with user-selectable list-box |
8085067, | Dec 21 2005 | MONTEREY RESEARCH, LLC | Differential-to-single ended signal converter circuit and method |
8085100, | Feb 03 2006 | MONTEREY RESEARCH, LLC | Poly-phase frequency synthesis oscillator |
8089461, | Jun 23 2005 | MONTEREY RESEARCH, LLC | Touch wake for electronic devices |
8092083, | Apr 17 2007 | MUFG UNION BANK, N A | Temperature sensor with digital bandgap |
8103496, | Oct 26 2000 | MONTEREY RESEARCH, LLC | Breakpoint control in an in-circuit emulation system |
8103497, | Mar 28 2002 | MONTEREY RESEARCH, LLC | External interface for event architecture |
8120408, | May 05 2005 | MONTEREY RESEARCH, LLC | Voltage controlled oscillator delay cell and method |
8130025, | Apr 17 2007 | MONTEREY RESEARCH, LLC | Numerical band gap |
8149048, | Oct 26 2000 | MUFG UNION BANK, N A | Apparatus and method for programmable power management in a programmable analog circuit block |
8160864, | Oct 26 2000 | MONTEREY RESEARCH, LLC | In-circuit emulator and pod synchronized boot |
8176296, | Oct 26 2000 | MONTEREY RESEARCH, LLC | Programmable microcontroller architecture |
8286125, | Aug 13 2004 | MONTEREY RESEARCH, LLC | Model for a hardware device-independent method of defining embedded firmware for programmable systems |
8358150, | Oct 26 2000 | MONTEREY RESEARCH, LLC | Programmable microcontroller architecture(mixed analog/digital) |
8370791, | Nov 19 2001 | MUFG UNION BANK, N A | System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit |
8402313, | May 01 2002 | MONTEREY RESEARCH, LLC | Reconfigurable testing system and method |
8476928, | Apr 17 2007 | MUFG UNION BANK, N A | System level interconnect with programmable switching |
8499270, | Apr 25 2007 | MUFG UNION BANK, N A | Configuration of programmable IC design elements |
8516025, | Apr 17 2007 | MUFG UNION BANK, N A | Clock driven dynamic datapath chaining |
8533677, | Nov 19 2001 | MUFG UNION BANK, N A | Graphical user interface for dynamically reconfiguring a programmable device |
8555032, | Oct 26 2000 | MONTEREY RESEARCH, LLC | Microcontroller programmable system on a chip with programmable interconnect |
8618840, | Jul 11 2012 | Fujitsu Limited | Frequency synthesizer tuning |
8717042, | Mar 27 2006 | MUFG UNION BANK, N A | Input/output multiplexer bus |
8736303, | Oct 26 2000 | MONTEREY RESEARCH, LLC | PSOC architecture |
8793635, | Oct 24 2001 | MUFG UNION BANK, N A | Techniques for generating microcontroller configuration information |
8909960, | Apr 25 2007 | MUFG UNION BANK, N A | Power management architecture, method and configuration system |
9448964, | May 04 2009 | MUFG UNION BANK, N A | Autonomous control in a programmable system |
9564902, | Apr 17 2007 | MUFG UNION BANK, N A | Dynamically configurable and re-configurable data path |
9720805, | Apr 25 2007 | MUFG UNION BANK, N A | System and method for controlling a target device |
9762220, | Jan 02 2015 | Samsung Electronics Co., Ltd. | Frequency synthesizer and method controlling frequency synthesizer |
9766650, | Oct 26 2000 | MONTEREY RESEARCH, LLC | Microcontroller programmable system on a chip with programmable interconnect |
9843327, | Oct 26 2000 | MONTEREY RESEARCH, LLC | PSOC architecture |
9954528, | Oct 26 2000 | Cypress Semiconductor Corporation | PSoC architecture |
Patent | Priority | Assignee | Title |
5581216, | Jan 24 1995 | RPX Corporation | Low jitter voltage controlled oscillator (VCO) circuit |
5640523, | Sep 02 1994 | RPX Corporation | Method and apparatus for a pulsed tri-state phase detector for reduced jitter clock recovery |
5648744, | Dec 22 1995 | CSR TECHNOLOGY INC | System and method for voltage controlled oscillator automatic band selection |
5745011, | Jun 05 1996 | Cypress Semiconductor Corporation | Data recovery phase locked loop |
5748048, | Dec 12 1996 | MONTEREY RESEARCH, LLC | Voltage controlled oscillator (VCO) frequency gain compensation circuit |
5896068, | Dec 12 1996 | MONTEREY RESEARCH, LLC | Voltage controlled oscillator (VCO) frequency gain compensation circuit |
5926041, | Jun 19 1997 | MONTEREY RESEARCH, LLC | Phase detector with linear output response |
6026134, | Jun 19 1997 | HANGER SOLUTIONS, LLC | Phase locked loop (PLL) with linear parallel sampling phase detector |
6337604, | May 14 1999 | Infineon Technologies AG | Crystal oscillator |
6404294, | Jul 18 2000 | Intel Corporation | Voltage control oscillator (VCO) with automatic gain control |
6434187, | Oct 14 1997 | MORGAN STANLEY SENIOR FUNDING, INC | Digital radiofrequency transceiver |
6658748, | Mar 02 2000 | Texas Instruments Incorporated | Digitally-controlled L-C oscillator |
6686804, | Mar 19 2001 | Cisco Technology, Inc | Frequency synthesizer using a VCO having a controllable operating point, and calibration and tuning thereof |
6710669, | May 18 2001 | Seiko NPC Corporation | Voltage controlled oscillator |
6731209, | Feb 07 2001 | Gerenraich Family Trust | Control system with capacitive detector |
6744323, | Aug 30 2001 | MONTEREY RESEARCH, LLC | Method for phase locking in a phase lock loop |
6744324, | Mar 19 2001 | Cisco Technology, Inc. | Frequency synthesizer using a VCO having a controllable operating point, and calibration and tuning thereof |
6747522, | May 03 2002 | M-RED INC | Digitally controlled crystal oscillator with integrated coarse and fine control |
6791421, | Oct 24 2001 | Nihon Dempa Kogyo Co., Ltd. | Input-switching voltage-controlled oscillator and PLL-controlled oscillator |
6798296, | Mar 28 2002 | Texas Instruments Incorporated | Wide band, wide operation range, general purpose digital phase locked loop architecture |
6803830, | Jul 17 2001 | Texas Instruments Incorporated | Phase-locked loop and method for automatically setting its output frequency |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Dec 20 2002 | Cypress Semiconductor Corporation | (assignment on the face of the patent) | / | |||
Feb 17 2003 | MITCHELL, ERIC P | Cypress Semicondcutor Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 013972 | /0019 | |
Feb 17 2003 | GEHRING, MARK R | Cypress Semicondcutor Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 013972 | /0019 | |
Sep 07 2012 | Cypress Semiconductor Corporation | TORREFY CONSULTING LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 029089 | /0427 | |
Sep 03 2015 | TORREFY CONSULTING LLC | TAMIRAS PER PTE LTD , LLC | MERGER SEE DOCUMENT FOR DETAILS | 037297 | /0786 |
Date | Maintenance Fee Events |
Dec 15 2008 | REM: Maintenance Fee Reminder Mailed. |
Jan 02 2009 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Jan 02 2009 | M1554: Surcharge for Late Payment, Large Entity. |
Feb 03 2009 | ASPN: Payor Number Assigned. |
Feb 03 2009 | RMPN: Payer Number De-assigned. |
Aug 07 2012 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Oct 11 2012 | ASPN: Payor Number Assigned. |
Oct 11 2012 | RMPN: Payer Number De-assigned. |
Nov 28 2016 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Jun 07 2008 | 4 years fee payment window open |
Dec 07 2008 | 6 months grace period start (w surcharge) |
Jun 07 2009 | patent expiry (for year 4) |
Jun 07 2011 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jun 07 2012 | 8 years fee payment window open |
Dec 07 2012 | 6 months grace period start (w surcharge) |
Jun 07 2013 | patent expiry (for year 8) |
Jun 07 2015 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jun 07 2016 | 12 years fee payment window open |
Dec 07 2016 | 6 months grace period start (w surcharge) |
Jun 07 2017 | patent expiry (for year 12) |
Jun 07 2019 | 2 years to revive unintentionally abandoned end. (for year 12) |