A method and a device for controlling data transmission between ide apparatuses allow an ide controller of an ide control device to send read control signal to an ide apparatus via a set of ide interfaces and a signal control transmission line and then to send write control signal to another ide apparatus via another set of ide interfaces and another signal control transmission line. Thus, the output data from the ide apparatus through the data transmission line can be accelerated the transmission speed thereof between ide apparatuses so as to save the time for transmitting data.
|
1. A method for controlling data transmission between ide apparatuses, comprising following steps:
(1) an ide controller sending read control signal to an ide apparatus;
(2) The ide apparatus transmitting output data to a data transmission line;
(3) The ide controller sending write control signal to another ide apparatus within a time interval resulting from a cycle of the read control signal; and
(4) Said another ide apparatus receiving the output data from the data transmission line and the output data being written in said another ide apparatus.
3. A device for controlling data transmission between ide apparatuses, comprising
an ide controller, being associated with two ide interfaces and each of the ide interfaces having a transmission end respectively;
a data transmission line, connecting with the respective transmission end of the two ide interfaces;
two further interfaces, each of the two further interfaces having a transmission end respectively;
another data transmission line, connecting with the respective transmission end of the two further interfaces;
a switch chip, being connected to the two data transmission lines respectively; and
two control signal transmission lines, connecting with one of the interfaces and one of said further interfaces respectively.
2. The method for controlling data transmission between ide apparatuses as defined in
a switch chip being controlled to allow the data transmission line being joined to the memory; and
the output data being saved in the memory and, then, terminating the data transmission and the step (3) being not executed anymore.
4. The device for controlling data transmission between ide apparatuses as defined in
5. The device for controlling data transmission between ide apparatuses as defined in
|
|||||||||||||||||||||||||
1. Field of the Invention
The present invention relates to a method and a device for controlling data transmission and particularly to a control method and a control device for data transmission between IDE apparatuses.
2. Description of Related Art
Generally, an ordinary CD-ROM drive connects with a personal computer or IDE control device by way of IDE interface (Integrated Device Electronics Interface) to perform data transmission.
Referring to
Once the data is ready to be transmitted, the IDE controller 10 of the IDE control device sends read control signal to the IDE apparatus 11 first via the signal control transmission line 31 to allow the IDE apparatus 11 outputting data via the data transmission line 33 and the output data being saved in the memory 102. Then, the IDE controller 10 sends write control signal to the IDE apparatus 12 to allow the output data being written in the IDE apparatus 12 from the memory 102 through the data transmission line 34.
The preceding conventional way for data transmission between IDE apparatuses is briefly in that the data of the IDE apparatus 11 is sent to the memory 102 first and then sent to the IDE apparatus 12 from the memory 102. Apparently, the conventional way provides a slower data transmission speed.
Further, U.S. Pat. No. 6,108,724 discloses a fast IDE driver to drive transfers, which allows an IDE controller to connect with a first-in-first-out transfer buffer. While the data is transmitted between the IDE apparatuses, the IDE controller makes output data from one of the IDE apparatuses being saved in the first-in-first-out transfer buffer temporarily instead of being saved in the master memory. Then, the output data is sent to another IDE apparatus via the first-in-first-out transfer buffer to enhance the speed of data transmission.
The crux of the present invention is to further enhance the speed of data transmission between IDE apparatuses.
Accordingly, a primary object of the present invention is to provide a method and a device for controlling data transmission between IDE apparatus and the method and the device can accelerate the speed of the data transmission between the IDE apparatuses substantially and the time for data transmission can be saved effectively.
The present invention can be more fully understood by reference to the following description and accompanying drawing, in which:
Referring to
A control method of the present invention allows the IDE controller 40, such as an ALTERA EPM7032S or 7064S programmable chip, sends out a read control signal to IDE apparatus 41 via the IDE interface 51, the control transmission line 61 and the IDE interface 53 so that the data can be output through the data transmission line 402. The IDE controller 40 then sends out a write control signal to the IDE apparatus 42 via the IDE interface 52, the control transmission line 62 and the IDE interface 54 so that the output data from the IDE unit 41 can be written in through the data transmission line 402.
Further, the IDE controller 40 of the present invention can be connected to a memory bus 404 so as to connect a memory 405. A switch of the switch chip 403 can be controlled to allow the data being transmitted between the two IDE apparatuses 41, 42 and the memory 405 by way of the two data transmission lines 401, 402 and the memory bus 404.
Referring to
301 The IDE controller sends read control signal to the IDE apparatus.
302 The IDE apparatus transmits output data to a data transmission line.
303 executing step 306 in case of the output data being not necessary to be saved in the memory, otherwise, executing next step.
304 The switch chip is controlled to allow the data transmission line being joined to the memory.
305 Save the output data in the memory and then executing step 308.
306 The IDE controller further sends a write control signal to another IDE apparatus within a time interval resulting from a cycle of read control signal;
307 Said another IDE apparatus receives the output data from the data transmission line and the output data is written in said another IDE apparatus.
308 The procedure of the present invention is finished.
It is appreciated that the present invention provides a method and a device for controlling data transmitted between IDE apparatuses via data transmission lines directly without the need of the data being saved in a memory or a first-in-first-out buffer in advance. Thus, the speed of data transmission can be enhanced tremendously and the data transmission between the IDE apparatuses and the memory can be performed by means of switch chip design.
While the invention has been described with reference to a preferred embodiment thereof, it is to be understood that modifications or variations may be easily made without departing from the spirit of this invention, which is defined by the appended claims.
| Patent | Priority | Assignee | Title |
| 7251709, | Dec 03 2003 | Hitachi Global Storage Technologies Netherlands BV; HITACHI GLOBAL STORAGE TECHNOLOGIES NETHERLANDS B V | Storage device having a lateral storage director |
| 7730231, | Sep 19 2003 | Harman Becker Automotive Systems GmbH | Data transfer interface for a direct transfer of data from a first device to a second device |
| Patent | Priority | Assignee | Title |
| 5058004, | Jan 19 1990 | Computer gate control circuitry and apparatus to enable a single computer to simultaneously and selectively control a multiplicity of hard disk drives | |
| 5446877, | Nov 13 1990 | SYNCHROME TECHNOLOGY, INC | Method and apparatus for operation of a data archival apparatus allowing for coupling of the data archival device with an ide interface |
| 5649233, | Aug 18 1995 | United Microelectronics Corporation | Apparatus for flexibly selecting primary and secondary connectors and master and slave cascaded disk drives of an IDE interface |
| 5867733, | Jun 04 1996 | Round Rock Research, LLC | Mass data storage controller permitting data to be directly transferred between storage devices without transferring data to main memory and without transferring data over input-output bus |
| 5964848, | Mar 19 1993 | PDACO LTD | Peripheral device control through integrated drive electronics |
| 6108724, | May 29 1997 | Gateway, Inc | Fast IDE drive to drive transfers |
| 6535934, | Oct 15 1996 | RPX Corporation | Transferring data from disk storage directly to a peripheral device |
| 6539442, | Jul 28 1993 | MITSUMI ELECTRIC CO , LTD | Selecting a CD-ROM apparatus connected in cascade with a hard disk by a CD-ROM driver switching a drive selection bit in an IDE interface |
| 6606672, | Jun 03 1998 | HANGER SOLUTIONS, LLC | Single-chip-based electronic appliance using a data bus for reading and writing data concurrently |
| Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
| Feb 12 2003 | WANG, HONG-CHUAN | EPO SCIENCE & TECHNOLOGY INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 013815 | /0790 | |
| Feb 26 2003 | EPO Science & Technology Inc. | (assignment on the face of the patent) | / |
| Date | Maintenance Fee Events |
| Feb 01 2009 | M2551: Payment of Maintenance Fee, 4th Yr, Small Entity. |
| Mar 20 2013 | REM: Maintenance Fee Reminder Mailed. |
| Aug 02 2013 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
| Aug 30 2013 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
| Date | Maintenance Schedule |
| Aug 02 2008 | 4 years fee payment window open |
| Feb 02 2009 | 6 months grace period start (w surcharge) |
| Aug 02 2009 | patent expiry (for year 4) |
| Aug 02 2011 | 2 years to revive unintentionally abandoned end. (for year 4) |
| Aug 02 2012 | 8 years fee payment window open |
| Feb 02 2013 | 6 months grace period start (w surcharge) |
| Aug 02 2013 | patent expiry (for year 8) |
| Aug 02 2015 | 2 years to revive unintentionally abandoned end. (for year 8) |
| Aug 02 2016 | 12 years fee payment window open |
| Feb 02 2017 | 6 months grace period start (w surcharge) |
| Aug 02 2017 | patent expiry (for year 12) |
| Aug 02 2019 | 2 years to revive unintentionally abandoned end. (for year 12) |